DESIGN EVOLUTION OF DUAL-MATERIAL GATE STRUCTURE IN CYLINDRICAL SURROUNDING DOUBLE-GATE (CSDG) MOSFET USING PHYSICS-BASED ANALYTICAL MODELING

Thesis submitted for the fulfillment of requirements for the degree of

DOCTOR OF PHILOSOPHY

in

Electronic Engineering

by

ABHA DARGAR



UNIVERSITY OF KWAZULU-NATAL

INYUVESI YAKWAZULU-NATALI

HOWARD COLLEGE,

COLLEGE OF AGRICULTURE, ENGINEERING AND SCIENCE

UNIVERSITY OF KWAZULU-NATAL, DURBAN - 4041

SOUTH AFRICA.

STUDENT NO.: 218087138 APRIL 2021

DESIGN EVOLUTION OF DUAL-MATERIAL GATE STRUCTURE IN CYLINDRICAL SURROUNDING **DOUBLE-GATE (CSDG) MOSFET USING** PHYSICS-BASED ANALYTICAL MODELING

Student:	Supervisor:
Abha Dargar	Prof. (Dr.) Viranjay M. Srivastava
This thesis submitted	in fulfillment of the requirements
for the degree of Doctor o	f Philosophy: Electronic Engineering
	in
Howard College of Ag	riculture, Engineering & Science
University of	KwaZulu-Natal, Durban
S	outh Africa.
As the candidate's supervisor, I have appr	roved this thesis for submission.
Signed	Date: 13 April 2021

Name: Prof. (Dr.) Viranjay M. Srivastava

DECLARATION 1 – PLAGIARISM

I, ABHA DARGAR with Student Number 218087138 with the thesis entitled "DESIGN EVOLUTION OF DUAL-MATERIAL GATE STRUCTURE IN CYLINDRICAL SURROUNDING DOUBLE-GATE MOSFET USING PHYSICS-BASED ANALYTICAL MODELING"

hereby solely declare that:

- (i) The research reported in this thesis, except where otherwise indicated, is my original research work.
- (ii) This thesis has not been submitted for any degree or examination at any other university.
- (iii) This thesis does not contain other person's data, pictures, graphs or other information unless specifically acknowledged as being sourced from other persons.
- (iv) This thesis does not contain other person's writing unless specifically acknowledged as being sourced from other researchers. Where other written sources have been quoted, then:
 - a. Their words have been re-written but the general information attributed to them has been referenced;
 - b. Where their exact words have been used, then their writing has been placed inside quotation marks and referenced.
- (v) Where I have reproduced a publication of which I am an author, co-author or editor, I have indicated in detail which part of the publication was actually written by myself alone and have fully referenced such publications.
- (vi) This thesis does not contain text, graphics or tables copied and pasted from the Internet, unless specifically acknowledged, and the source being detailed in the thesis and in the references sections.

ABHA DARGAR Date: 13 April 2021

i

DECLARATION 2 - PUBLICATIONS

DETAILS OF CONTRIBUTION TO PUBLICATIONS that form part and/or include research presented in this thesis (include publications that have been submitted, *in the press* and published and give details of the contributions of each author to the experimental work and writing of each publication).

JOURNAL PUBLICATIONS

- Abha Dargar and Viranjay M. Srivastava, "Thickness Modeling of Short-Channel Cylindrical Surrounding Double-Gate MOSFET at Strong Inversion using Depletion Depth Analysis," *Micro and Nanosystems*, vol. 13, no. 3, pp. 319-325, 2021. (Included in Chapter 6). [DoHET, Scopus]
- 2. Abha Dargar and Viranjay M. Srivastava, "Analytical Modeling of Dual-Material Gate Structure in Cylindrical Surrounding Double-Gate MOSFET," *Journal of Computational Electronics*, under review, March 2021 (Included in Chapter 7).
 [DoHET, Scopus]
- 3. Abha Dargar and Viranjay M. Srivastava, "Performance Comparison of Gate-Metal Engineered Cylindrical Surrounding Double-gate MOSFET," *International Journal of Electronics and Telecommunication*, vol. 67, no. 1, pp. 29-34, January 2021.
 (Included in Chapter 7).
 [DoHET, Scopus]
- **4. Abha Dargar** and Viranjay M. Srivastava, "Cylindrical Surrounding Double-Gate MOSFET and Orientation of Dual-Material Gate- a Review," *Journal of Engineering Science and Technology Review*, under review, Feb. 2021 (**Included in Chapter 2 and Chapter 8**).

 [DoHET, Scopus]

CONFERENCES PUBLICATIONS

5. Abha Dargar and Viranjay M. Srivastava, "Capacitive Model of CSDG MOSFET at Pinch-off for Switching Characteristics," *IEEE 10th International Conference on Computing, Communication and Networking Technologies (ICCNT-2019)*, Kanpur, India, 6-8 July 2019, pp. 1-4. (**Included in Chapter 3**). [**IEEE**]

- **6. Abha Dargar** and Viranjay M. Srivastava, "Analysis of Electrical Field in Uniformly Doped Cylindrical Surrounding Double-Gate MOSFET," *IEEE 10th International Conference on Computing, Communication and Networking Technologies (ICCNT-2019)*, Kanpur, India, 6-8 July 2019, pp. 1-4. (**Included in Chapter 4**). **[IEEE]**
- 7. Abha Dargar and Viranjay M. Srivastava, "Performance Improvement of CSDG MOSFET with Dual-metal Gate Technique," presented and abstracted (poster session) in *Postgraduate Research and Innovation Symposium (PRIS- 2019)*, University of KwaZulu-Natal, Durban, South Africa, 17 October 2019. (Included in Chapter 7). [Best Poster Award Winner]
- **8. Abha Dargar**, Shashi K. Dargar and Viranjay M. Srivastava, "Influence of Gate-Dielectric Material and Thickness Variation on the Depletion Width of MOSFET Device," 7th International Mathematics-Engineering-Science and Health Sciences Congress (IMES-HSC 2019), Rome, Italy, 14-16 June 2019, pp. 1-4. (Included in Chapter 5).
- **9. Abha Dargar,** Shashi K. Dargar, and Viranjay M. Srivastava, "Effect of Gate-Underlap Lengths in High-k Dielectric Based Silicon-Nanowire Gate-All-Around TFET," *7th International Mathematics-Engineering-Science and Health Sciences Congress*, Rome, Italy, pp. 18-21, 14-16 June 2019. (**Included in Chapter 5**)
- **10. Abha Dargar,** Shashi K. Dargar, and Viranjay M. Srivastava, "Comparative Analysis of Single and Double-Gate Amorphous-IGZO Thin-Film Transistors," 7th *International Mathematics-Engineering-Science and Health Sciences Congress*, Rome, Italy, pp. 5-10, 14-16 June 2019.

PREFACE

The research work in this thesis was implemented by Abha Dargar, under the supervision of Prof. (Dr.) Viranjay M. Srivastava at the Discipline of Electrical, Electronic and Computer Engineering, Howard College, University of KwaZulu-Natal, Durban, South Africa.

The content of research outcome included in chapter 3 to chapter 6 of this thesis have been published in the form of a research article in the Journals including Micro and Nano Systems, full-text proceeding in IEEE Xplore digital library, and the remaining in chapter 7 have been submitted to the consideration of publication.

This thesis's content in chapters 3 and 4 have been presented in the 10th International Conference on Computing, Communication, and Networking Technologies (ICCNT-2019), held in India.

This thesis's content in chapter 5 has been presented in the 7th International Mathematics-Engineering-Science and Health Sciences Congress (IMES-HSC 2019) held in Italy.

This thesis's partial content of chapter 7 has been presented in the symposium titled Postgraduate Research and Innovation Symposium (PRIS- 2019) held in the University of KwaZulu-Natal, South Africa.

ACKNOWLEDGMENTS

Foremost, I would like to express my sincere gratitude to my Ph. D. Supervisor Prof.

(Dr.) Viranjay M. Srivastava, for his invaluable guidance, encouragement, endless

support, and interest during this research. His support helped in all the time of research

and writing of this thesis. I could not have imagined having a better advisor and mentor

for my research and Ph. D. studies. I sincerely appreciate his willingness to discuss

research related problems as often as needed. I am grateful to him for holding me to a

research standard and taught me how to do research. He has been an inspiration.

I want to devote special thanks to all the academic staff and my research co-colleagues

of the department of electronic engineering at Howard College, University of KwaZulu-

Natal, Durban, South Africa, who contributed directly or indirectly to the improvement of

my research work from their advice, support, and encouragements.

I bow my head in all my humility for the blessings of my parents Dr. Om Prakash

Nyati and Mrs. Manju Nyati, my loving in-law's parents, Mr. Mahaveer Prasad Dargar

and Mrs. Basanti Devi Dargar, who stood as a source of light, always inspiring me to

achieve. I shall forever remain indebted for their unconditional love and blessing, which

they always shower on me.

I deeply admire my brother Mr. Manoj Nyati, Dr. Ravikant Dargar, and loving sister

Dr. Aradhana for their love and support.

I express my thanks and sincere gratitude to my husband, Dr. Shashi Kant Dargar, and

my daughter Maithilee Dargar for their untiring support and love.

Last but not least, I am highly thankful and admire the grace of almighty God, who

bestowed and showered his kindness to all humankind.

ABHA DARGAR

218087138

V

ABSTRACT

The Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is the fundamental component in present Micro and Nano-electronics device applications, such as switching, memory devices, communication devices, etc. MOSFET's dimension has shrunk down following Moore's law to attain high-speed operation and packing density integration. The scaling of conventional MOSFET has been the most prominent technological challenge in the past few years because the decreasing device dimensions increase the charge sharing from the source to the drain and that in turn give rises to the reduced gate-control over the channel, hot carrier induced degradation, and other SCEs. These undesired effects devaluate the device performance that compels optimum device design analysis for particular operating conditions.

Therefore, several innovative device design/architectures, including Double-gate, FinFET, Surrounding gate MOSFET, etc., have been developed to mitigate device scaling challenges. Comprehensive research can be traced long for one such promising gate-all-around MOSFET, i.e., Cylindrical Surrounding Double-Gate (CSDG) MOSFET centrally hollow concentric structure, provides an additional internal control gate that improves the device electrical performance and offers easy accessibility. There have been several developments in terms of improvements, and applications of CSDG MOSFET have been practiced since after its evolution.

This thesis's work has been targeted to incorporate the gate material engineering in the CSDG structure after appropriate analysis of device physics-based modeling. In particular to the proposed structure, the electric field, pinch off capacitance, and after that thickness of the device parameters' dependence have been mathematically derived from attaining the objective. Finally, a model based on a dual-material gate in CSDG MOSFET has been proposed. The electrical field in CSDG MOSFET has been analyzed in detail using a mathematical derivation of device physics, including the Surface-Potential, threshold voltage, and the gate-oxide capacitances of the internal and external part of the device. Further, the gate-oxide capacitance of CSDG MOSFET, particularly to the device pinch-off condition, has been derived. Since the device operation and analysis at the shorter channel are not similar to conventional long-channel MOSFETs, the depletion-width variation has been studied.

The identified notion has been applied to derive the approximate numerical solution and silicon thickness inducing parameters for CSDG MOSFET to deploy the improvements in the device performance and novel design modifications. As the gatematerial and gate-stack engineering is an alternative to overcome the device performance degradation by enhancing the charge transport efficiency, the CSDG MOSFET in a novel Dual-Metal Gate (DMG) structure design has been proposed and analyzed using the solution of 2D Poisson's equations in the geometrical boundary conditions of the device. The model expressions obtained solution using the proposed structure has been compared with a single metal gate structure.

Finally, it has been analyzed that the proposed model exhibits an excellent match with the analytical model. The obtained DMG device structure advances the carrier velocity and transport efficiency, resulting in the surface-potential profile caused by dissimilar gate metal work-function. The superior device characteristics obtained employing a dual-material structure in CSDG are promising and can reduce the threshold voltage roll-off, suppress the hot-carrier effects and SCEs.

TABLE OF CONTENTS

DECLARATION 1 – PLAGIARISM	i
DECLARATION 2 - PUBLICATIONS	ii
PREFACE	iii
ACKNOWLEDGMENTS	iv
ABSTRACT	viii
Table of Contents	1
List of Figures	4
List of Tables	7
List of Symbols	8
List of Abbreviations	10
CHAPTER -1 INTRODUCTION	11
1.1. MOSFET Overview	11
1.2. Operation Mechanism of a MOSFET	12
1.2.1. Metal-Oxide-Semiconductor Structure	12
1.2.2. MOSFET Structure and Channel Formation	13
1.3. Scaling of Transistor	15
1.3.1. Benefits of Scaling	18
1.3.2. Types of Scaling	19
1.3.3. Scaling Challenges	21
1.4. Short-Channel Effects (SCEs)	21
1.4.1. Two-Dimensional Field Profile (V_{TH} Reduction and DIBL)	22
1.4.2. Very High Electric Field Strength (Impact Ionization)	24
1.4.3. Mobility Degradation and Carrier Velocity Saturation.	24
1.4.4. Channel Length Modulation (CLM) and Punch-Through	26
1.5. Background and Evolution of CSDG MOSFET	28
1.6. Device Compact and Analytical Modeling	30
1.7. Objective of the Research Work	31
1.8. Research Questions	31
1.9. Research Contribution of this Thesis	34

1.10.	Organization of the Thesis	34
СНА	PTER -2 REVIEW OF LITERATURES	36
2.1.	Review of Analytical Models Developments	36
2.2.	Review of Progress in Gate-Capacitance Analysis	39
2.3.	Research Progress in CSDG MOSFET	39
2.4.	Review of Gate Material Engineering	40
2.5.	Motivation	42
СНА	PTER-3 CAPACITANCE ANALYSIS OF CSDG MOSFET AT PINCH-OFF	44
3.1.	Gate-capacitance in CSDG MOSFET	44
3.2.	Analysis of Oxide Capacitance	46
3.3.	Oxide Capacitance of the Internal Gate	47
3.4.	Oxide Capacitance of the External Gate	48
3.5.	Chapter Summary	51
СНА	PTER-4 ELECTRICAL FIELD ANALYSIS IN CSDG MOSFET	52
4.1.	Electric Field in CSDG Due to Oxide Capacitances	52
4.2.	Theory of Electric Field in CSDG MOSFET	54
4.3.	Derivation of the Electric Field Analysis in CSDG MOSFET	54
4.4.	Results Analysis	58
4.5.	Chapter Summary	59
СНА	PTER-5 ANALYSIS OF DEPLETION WIDTH IN MOSFET	61
5.1.	Introduction	61
5.2.	Depletion width in MOSFET	63
5.3.	Modeling and Analysis	65
5.4.	Chapter Summary	67
СНА	PTER-6 THICKNESS ANALYSIS OF CSDG MOSFET	68
6.1.	Introduction	68
6.2.	Depletion Depth in CSDG MOSFET	69
6.3.	Evolution of Depletion depth in MOSFET	70
6.4.	Optimum Semiconductor Thickness at Strong Inversion	72

6.5.	Optimum Semiconductor Thickness at $V_{\rm GS} > V_{\rm TH}$	73
6.6.	Result and Analysis	76
6.7.	Chapter Summary	81
CHA	PTER-7 DUAL-METAL GATE STRUCTURE IN CSDG MOSFET	83
7.1.	Conception of CSDG MOSFET with Dual-Metal Gate	83
7.2.1.	Two-Dimensional Model for Surface-Potential	88
7.2.2.	Gate Charge and Threshold Voltage Model	94
7.3.	Model Framework of Device Simulation	95
7.4.	Results and Discussion	98
7.4.	Chapter Summary	104
CHA	PTER-8 CONCLUSIONS AND FUTURE RECOMMENDATIONS	106
8.1.	Conclusions	106
8.2.	Future Recommendations	108
REFE	ERENCES	110
APPE	ENDIX	128

List of Figures

Fig. 1.1.	Structure of a conventional MOSFET.	12
Fig. 1.2.	Channel formation in n-channel MOSFET.	14
Fig. 1.3.	Visualization of Moore's Law (a) microchip transistor size (b) the transistors'numbers commercially integrated into the processor.	16
Fig. 1.4.	Number of transistors and gate-length reduction over the years.	17
Fig. 1.5.	Performance of high-speed Microprocessor unit and the functionality versus the year of technology nodes.	18
Fig. 1.6.	Sketch of MOSFET scaling.	19
Fig. 1.7.	Effect of channel length reduction on threshold voltage.	22
Fig. 1.8.	DIBL (a) illustration of the effect, (b) effect on the current characteristics.	23
Fig. 1.9.	Velocity saturation in short-channel device (a) nonlinear operation, (b) critical electric field.	25
Fig. 1.10	. (a) Representation of Channel length Modution and (b) punch-through condition in short-channel MOSFET.	27
Fig. 1. 11	Multigate and surrounding gate MOSFET structures.	28
Fig. 1. 12	2. (a) Schematic of Cylindrical Surrounding Double-Gate (CSDG) MOSFET structure.	29
Fig. 3.1.	The geometry of (a) a CSDG structure, and (b) representation of oxide capacitance in CSDG MOSFET.	45
Fig. 3.2.	Calculation of internal gate-oxide capacitance at pinch-off.	46
Fig. 3.3.	Calculation of external gate-oxide capacitance at pinch-off.	49

Fig. 4.1.	Illustration of CSDG structure (a) oxide-capacitances and (b) surface and the field charges.	53
Fig. 4.2.	Schematic of cylindrical metal-oxide-semiconductor structure.	55
Fig. 4.3.	Electric field due to uniformly charged ring for calculating electric field along the length.	56
Fig. 5.1.	A typical Short channel-MOSFET.	61
Fig. 5.2.	Energy band of MOSFET at depletion.	62
Fig. 5.3.	Gate-oxide thickness effect on Depletion width.	63
Fig. 5.4.	Effect of variation in doping on depletion depth of the device.	64
Fig. 5.5.	Oxide materials effects on depletion width.	66
Fig. 6.1.	Induced depletion regions in MOSFET.	69
Fig. 6.2.	Energy band of MOSFET at inversion.	70
Fig. 6.3.	Schematic representation of thickness at strong inversion in CSDG MOSFET structure.	75
Fig. 6.4.	Depletion depth under gate versus doping concentration at ϕ_s =2 ϕ_f .	75
Fig. 6.5.	Depletion width under the drain versus doping concentration at various $V_{\rm DS}$.	79
Fig. 6.6.	Comparison of semiconductor thickness versus doping concentration in planar and CSDG structures at various $V_{\rm DS}$.	80
Fig. 6.7.	CSDG Silicon thickness variation with applied Gate voltage at various N_{sub} and V_{DS} =0.2.	81
Fig. 7.1.	Proposed schematic of cylindrical DMG architecture of CSDG MOSFET.	84
Fig. 7.2.	Cylindrical DMG architecture of two-dimension cross-sectional view.	85

Fig. 7.3.	A stacked-dual-metal gate based CSDG MOSFET device (a) schematic and a cross-sectional view, (b) simulation and meshing structure.	86
Fig. 7.4.	Two-dimensional cross-section of the DM-CSDG MOSFET structure.	87
Fig. 7.5.	DM-CSDG MOSFET structure outlining the two metal regions.	88
Fig. 7.6.	Model framework for the estimation of surface-potential.	96
Fig. 7.7.	Surface-potential profile versus position along the channel in stacked DMG-CSDG device at varied region lengths.	98
Fig. 7.8.	Comparison of electric field profile in dual-metal and single metal gate structures of CSDG MOSFET at L =20 nm, a=5 nm, b=12 nm.	99
Fig. 7.9.	Variation in electric field profile at L_1 = L_2 for the different internal and external radius of stacked-DMG-CSDG MOSFET.	100
Fig. 7.10.	Comparison of lateral electric field distribution in DMG and stacked DMG (at L_1 = L_2) device structure L =20 nm, a=5 nm, b=12 nm.	101
Fig. 7.11.	Surface-potential profile as a function of the position along the channel for stacked-DMG-CSDG MOSFET at different gate-oxide thickness.	102
Fig. 7.12.	Comparison of the different CSDG MOSFET SMG, DMG, and stacked-DMG structures (a) Subthreshold Swing and (b) DIBL.	103

List of Tables

Table No.	Title of Table	Page No.
Table 1.1	Comparison of scaling methods in a MOSFET device.	20
Table 5.1	Effect on depletion width due to gate dielectric variation	66
Table 6.1	Effect on the variation of doping on maximum depletion width under the gate at strong inversion.	77
Table 6.2	Effect of variation of doping on maximum depletion width under the gate at strong inversion.	78
Table 7.1	List of device parameters.	97

List of Symbols

Fermi level potential	$\phi_{ m f}$
Intrinsic carrier concentration of silicon	$n_{ m i}$
Bandgap energy	E_g
Boltzmann's constant	K_T
Built-in potential	V_{bi}
Carrier drift velocity	$v_d^{}$
Channel flat-band voltage	$V_{fb,\mathrm{int}}$
Gate-length	L
Channel thickness	d_c
Depletion layer thickness under drain	W_{dD}
Depletion layer thickness under source	W_{dS}
Depletion thickness under the gate terminal	d_{dG}
Drain to Source voltage	$V_{ m DS}$
Effective channel length	$L_{e\!f\!f}$
Electron affinity	X
Electric filed	E
Electron charge	Q
Free space permittivity	E 0
Gate-capacitance	C_G
Gate-oxide voltage	V_{ox}
Gate to Source voltage	V_{GS}
Gate-metal work-function	ϕ_m
Junction depth	X_{j}
Mobility	M
Optimum thickness of semiconductor	t_{smin}
Oxide Capacitance	C_{ox}
Over-drive voltage	$V_{ m ov}$
Permittivity of Silicon	\mathcal{E}_{Si}
Planar depth	W_p

Relative permittivity	$\mathcal{E}_{ ho}$
Semiconductor thickness	t_{si}
Substrate doping concentration	N_{sub}
Surface concentration	N_s
Surface-Potential	ϕ_{σ}
Temperature independent pre-exponent	D_{o}
Thickness of Gate-oxide Materials	t_{ox}
Threshold voltage shift	$arDelta V_{ m TH}$
Transconductance	g_m
Transit time	$ au_r$
Transit frequency	$f_{ m T}$
Uniform Charge Density	$ ho_l$

List of Abbreviations

Buried Oxide BOX

Boltzmann Transport Equation BTE

Cylindrical Gate All-Around CGAA

Channel Length Modulation CLM

Complementary Metal Oxide Semiconductor CMOS

Cylindrical Surrounding Double-Gate CSDG

Cylindrical Surrounding Gate CSG

Double-gate DG

Drain Induced Barrier Lowering DIBL

Dual-metal CSDG DM CSDG

Dual-metal Gate DMG

Dual-material Surrounding Gate DMSG

Fin Field Effect Transistor FinFET

Gate-All-Around GAA

Gradual Channel Approximation GCA

Gate Induced Drain Leakage GIDL

Gate Induced Source Leakage GISL

Hot Carrier Injection HCI

Integrated Circuit IC

Metal Oxide Semiconductor Field Effect Transistor MOSFET

Quantum Confinement Effect QCE

Radio Frequency RF

Short-Channel Effect SCE

Single-Metal Gate SMG

Semiconductor on Insulator SEMOI

Surrounding Gate SG

Silicon on Insulator SOI

Technology Computer-Aided Design TCAD

Ultrathin Channel UTC

Very Large Scale Integrated VLSI

Chapter-1

INTRODUCTION

In electronics, the miniaturization of devices and components has been the most significant invention. The semiconductor technology has played a substantial role in the consistent progression of Very Large Scale Integrated (VLSI) devices. Thus far, the current microelectronics engineering has been facing a continuous challenge of increasing system complexity and speed. Over the last 30 years, the most prominent technology element, i.e., transistor, has reduced in size from the micron to submicron and now in a nanometre scales. Such technological advancements have directed the craving for several improvements in the transistor's performance parameters to decrease operating voltage, increase speed, and realize higher packaging densities.

The Complementary Metal-Oxide Semiconductor (CMOS) transistor is a vital device in digital circuits that is the most promising element of an Integrated Circuit (IC) for being a switching component to produce digital logic representation. This chapter provides an introduction starting with the MOSFET as a device with a brief background, challenges associated with the scaling, the evolution of the CSDG MOSFET structure that lays the foundation of the research problem addressed in this thesis.

1.1. MOSFET Overview

The Metal Oxide Semiconductor Field-Effect Transistor (MOSFET) is the heart of the integrated circuit, is generally used to switch and amplify electronic signals. A MOSFET is an electronic component with a 4-terminal device, namely Source (S), Drain (D), Gate (G), and Body (B) terminals as shown in Fig. 1.1. The body terminal is generally connected internally to the source segment, making it effectually a three-terminal device [1].

In current scenarios, the MOSFET has been the most popular device in the application that has replaced almost all traditional bipolar junction transistors both in analog and digital circuitries. In a MOSFET, the channel's conductivity is developed due to carrier inversion by the augmented oxide field at increasing gate voltages. The forming channel contains electrons or holes, depending on the type of substrate used. They are known as n-type if the substrate is p-type and similarly p-type if it is an n-doped semiconductor.

1.2. Operation Mechanism of a MOSFET

Depending on the mode of operation, the MOSFET is of two types: enhancement and depletion. In an enhancement mode, a potential caused by the field-effect drops across the gate insulator produces the channel conduction through the source and drain contacts. The depletion-mode MOSFETS are in which the channel comprises of carriers at the surface of opposite type to the substrate, and channel conduction destroys with the applied field that diminishes the carriers from the surface layer [2].




Fig. 1.1. Structure of a conventional MOSFET [1].

The depletion-mode MOSFETs are rarely used over the enhancement type because of the uncontrolled conduction irrespective of the applied gate voltage. The metallic gates and the oxide material of a MOSFET have undergone several experiments over the years to improve the device's speed and operation.

1.2.1. Metal-Oxide-Semiconductor Structure

A Metal Oxide Semiconductor (MOS) structure is formed of a silicon dioxide (SiO₂) layer grown over a silicon substrate and metal or poly-Si layer deposition. The SiO₂

dielectric sandwiched between the metal and semiconductor construct a planar capacitor structure. The semiconductor charge sharing gets modified with the application of voltage to a MOS device. In a p-type form, a positive voltage at the gate builds a depletion region produced owing to the movement of holes away from the oxide-semiconductor boundary. Such occurrence results in an area of immovable charges due to negative acceptor ions.

When the gate voltage is increased adequately, the negative charge layer (inverted charge) exists adjacent to the interface oxide-semiconductor interface. In the MOSFET structure, the inversion layer helps in the fast movement of electrons from the source to drain; on the contrary, the MOS capacitor structure has quite a gradual movement due to thermally generated carrier recombination. Typically, the threshold voltage is the term which describes the amount of applied gate voltage to equalize the number of electrons in the inversion layer, same as the holes in the body of the MOSFET device and further increase of the gate voltage after the threshold voltage is identified as gate overdrive voltage.

1.2.2. MOSFET Structure and Channel Formation

The carrier modulation in a MOSFET takes place due to the existence of MOS capacitor structure between the semiconducting substrate and the gate electrode separated by an oxide insulator. The terminal from which the charge carriers (i.e., electrons for an n-channel MOSFET, or holes for a p-channel MOSFET) are originated to stream into the channel is known as the source end, on the contrary the terminal through which charge carriers are leaving out via the channel is known as the drain end.

The occupied energy bands in the semiconducting materials are well defined by their relative situation of the Fermi level. Fig. 1.2 shows channel formation in an n-channel MOSFET. The applied gate bias above the threshold voltage drift the holes present in the substrate away from the gate and results in the shifting of the valence band away from the predominant Fermi energy level [3].

If the gate bias continues to increase further, it results in carrying the conduction band nearer to the Fermi level, which inhabits the surface with more of the charges inversion layer and forms the channel of n-type. The conducting channel expands between the source and the drain through which progressive current conduction takes place. With the increase

of the gate voltage, the electron density populates in the inversion layer, which further results in the flowing current between the source and the drain. The channel is lightly populated if the gate voltage is below the threshold voltage and only a negligibly small subthreshold leakage current is attained.

The channel becomes p-type if the negative gate to source voltage is applied and operates similar to the n-type device except for opposite polarities of charges and voltages. At low negative gate bias with magnitude below the threshold value vanishes the p-channel, and a small leakage current can flow.




Fig. 1.2. Channel formation in n-channel MOSFET [3].

The MOSFET device can be made in a manner in which the semiconductor layer is over a buried-oxide (BOX) known as Silicon on Insulator (SOI) design. When the channel positioned in the middle of the BOX and gate insulator is precisely thin, then such arrangement of the device is known as an ultrathin channel (UTC). Alternatively, in another configuration, the device is made above a non-silicon semiconducting material layer is a semiconductor on insulator (SEMOI) device.

1.3. Scaling of Transistor

At reducing transistor size for attaining higher complexity of integration, the fabrication of the device becomes cumbersome. For example, the ICs turn out to be denser when the devices undergo downscaling, the lithographic process, interconnections, or processing steps of device manufacturing becomes challenging. Therefore, increased device performance, such as improved switching speed and reduced power consumption, are desirable while scaling down the device to a smaller size.

The device downscaling has captured significant attention in microelectronics device research, and the current progress of CMOS-based electronics has witnessed this in the last few decades. The density of transistors in a chip has been firstly predicted by the cofounder of Intel Inc. Gordon Moore, which is well-known as Moore's law [4]. His law has driven the industrial projection starting from 1975 for more than forty years with the assumption of number of transistors per chip getting double every year. It has been a successful era in the semiconductor industrial growth that the prediction reported well in advance about the possible integration of 6.5×10^4 components into a single chip achieved in 2007. Fig. 1.3 (a) illustrates the follow-up of the predicted progress trend of the semiconductor industry. About 32 actual transistors in the first anticipation of this law have reached nearly 0.5 billion transistors integrated in the present, as shown in Fig. 1.3 (b). Such an enormous growth of component integration has proven that the idealistic prediction was incredible, following which it has been vital to facilitate the reduction of the discrete transistors.

The MOSFET scaling has been the essential constituent in the digital, semiconductor technological revolution, leading us to the present age with immensely multifaceted

devices and systems [5]. It is noteworthy that "Moore's law" has been inferred in another way at the different progressive phases of the technology growth. A consensus accepted that "the number of components per chip doubles every 1.5 years".




Fig. 1.3. Visualization of Moore's Law (a) microchip transistor size (b) the transistors' numbers commercially integrated into the processor. Source: Intel Inc. [4].

However, as in the inset shown in Fig.1.4, the original speculation of Moore was components per chip doubling up every year. Indeed, in the beginning, the stated rate of development was well retained up till the 1970s and continued to the early 1980s. Later, in the last three decades, the device dimensions have experienced been an extensive reduction.




Fig. 1.4. Number of transistors and gate-length reduction over the years [5].

The trend of reducing the number of transistors and gate-length over the years is shown in Fig. 1.5. It can be perceived that since its initiation, the device design in the 1970s that having the least feature-length of 10 µm had a steady reduction down the line up till 2000 to 0.15 µm of the size. It was an approximate reduction at a 13% rate during those years [6]. However, the appropriate scaling does not only mean a decrease in the gate-length and width, but all the other dimensions such as gate/source and gate/drain alignment, oxide thickness, and depletion-widths are also involved.




Fig. 1.5. Performance of high-speed Microprocessor unit and the functionality versus the year of technology nodes: source ITRS 2004 update [6].

1.3.1. Benefits of Scaling

The data rate capacity depends on the number of logical transistors in a memory chip, termed as functionality in the microprocessor units [7]. Integrating components in a single chip has been growing day by day. Such increasing compactness is in the form of increasing functionality per chip and increasing density, as shown in Fig. 1.5. Therefore, the primary benefit of scaling can be given as follows:

- 1) To achieve high device packing density,
- 2) To improve frequency response, and
- 3) To improve the current drive (transconductance g_m).

1.3.2. Types of Scaling

There are two types of commonly known scaling methods: constant-field scaling and constant-voltage scaling [8]. The constant electric field scaling is based on reducing the operating voltage such that the magnitude of the electric field (vertical or horizontal) stays constant while the transistor dimensions, including the gate-length, the gate oxide thickness, and the supply voltage, are scaled by the identical factor $\kappa < 1$.




Fig. 1.6. Sketch of MOSFET Scaling [8].

The scaling approach of the constant electric field scaling situation proposed by *Dennard* et al. [9] is shown in Fig. 1.6. However, it produces an enormous decline in the power-delay product of a different transistor. On the contrary, a constant-voltage scaling is conceived on voltage compatibility with previous circuit topologies keeping the supply and the terminal voltages are kept unaltered.

Table 1.1. Comparison of scaling methods in a MOSFET device.

Parameter (Symbol)	Constant- field Scaling	Constant-voltage Scaling	Constant- voltage scaling with velocity saturation
Gate-Length (L)	$1/\kappa$	$1/\kappa$	$1/\kappa$
Gate-Width (W)	κ^2	κ^2	κ^2
Gate insulator thickness (t_{ox})	$1/\kappa$	1/ K	$1/\kappa$
Electric filed (E)	1	κ	κ
Substrate doping (N _{sub})	κ^2	κ^2	κ^2
Gate-capacitance ($C_{\rm G}$)	$1/\kappa$	$1/\kappa$	$1/\kappa$
Insulator capacitance (C_{ox})	κ	κ	κ
Transit time (τ_r)	$1/\kappa^2$	$1/\kappa^2$	$1/\kappa$
Transit frequency (f_T)	κ	κ^2	κ
Voltage (V)	$1/\kappa$	1	1
Current (I)	$1/\kappa$	κ	1
Power (P)	$1/\kappa^2$	κ	1
Power delay $(P\Delta t)$	$1/\kappa^3$	1/K	1/ K

The comparative list of design factors and parameters of different scaling methods is shown in Table 1.1. It has a drawback that the electric field rises when the minimum feature-length is compacted. Several second-order effects such as velocity saturation, mobility degradation, increased leakage currents, and lower breakdown voltages exist at reduced device's dimension.

The comparison is shown among the constant-field scaling, constant-voltage scaling, and the constant voltage scaling in the presence of velocity saturation [8].

1.3.3. Scaling Challenges

The challenges in scaling the device include the need for strategies to reduce subthreshold conduction, leakage minimization in gate-oxide and junctions, reduced output conductance and transconductance, and diminishing interconnect capacitance, normalizing heat production, and other process and modeling complexities [2-4]. The issues that arise in scaling the device involve overcoming the trade-off among the power consumption, short-channel effects (SCEs), and the low current. As the traditional MOSFETs fail to attain the desired device performance, alternative device structures for further scaling had been continuously explored.

1.4. Short-Channel Effects (SCEs)

The gate-length is one of the most significant constraints associated with transistor scaling. Smaller gate-length allows the more significant drive current and subsequently fast-speed operation as the parasitic capacitances are also scaled. Therefore, high performance at the lower voltages is operational [13].

The actual channel length is determined by deducting the over-all lateral diffusions of the source and the drain from the device's physical gate length. The physical gate length is more than the actual length; however, the difference $(Lg - L_{ch})$ cannot be computed exactly. When the actual length is scaled down, at specific consented points, so-called SCEs appear, which is not experiential otherwise.

The SCEs are abandoned if the device is a long-channel; nevertheless, the device performances are badly affected [14]. The MOSFETs at short-channel encounter the following significant phenomenon. In short-channel devices:

- 1) Two-dimensional electric field profile that results in the reduction in the threshold voltage and Drain-Induced-Barrier-Lowering (DIBL),
- 2) Very high electric field strength in the channel introduces impact ionization Hot Carrier Injection (HCI), and the breakdown and parasitic effect,
- 3) Limitation imposed on electron drift characteristics brings mobility degradation and carrier velocity saturation,

4) Physical separation between the source and the drain decreases, familiarizing channel length modulation, and Punch-through phenomena.

1.4.1. Two-Dimensional Field Profile (*V*_{TH} Reduction and DIBL)

The potential field distribution turns into a 2-dimensional form instead of a unidimensional profile due to channel length reduction with scaling. Consequently, the channel's charge-control, i.e., charge sharing among the gate, substrate, source, and drain, originates. Further, the region's depletion depth is supplemented by a high surfacepotential that attracts more conducting charge and current from the channel, influencing the threshold voltage reduction.

The effect on threshold voltage due to reducing channel size is depicted in Fig. 1.7. The arc that represents decreasing threshold voltage with the declining effective length is known as $V_{\rm TH}$ roll-off, which is probably an intimidating barrier in future MOSFET design. The minimum acceptable length for the channel is mainly decided using the roll-off characteristics.




Fig. 1.7. Effect of channel length reduction on threshold voltage [15].




Fig. 1.8. DIBL (a) illustration of the effect, (b) effect on the current characteristics.

As illustrated in Fig. 1.8 (a), a variation of the threshold voltage at a shorter gate-length device is controlled by the applied drain voltage to affect the inversion charge initially caused by the high drain voltage [16].

Accordingly, the gate voltage or turn tin voltage $V_{\rm TH}$ is influenced due to the field distribution close to the drain. Such occurrence can be omitted using an appropriate scaling of the drain and source depths, maintaining the substrate doping concentration. The Drain-Induced-Barrier-Lowering (DIBL) effect exists if the gate-length reduction occurs in the absence of accurate scaling of the other device dimensions, then the drain affects the output conductance and threshold voltage as shown in Fig. 1.8 (b).

1.4.2. Very High Electric Field Strength (Impact Ionization)

The longitudinal field in the device channel is inclining and increases from the source to the drain region. In the scaled device, source and drain adjacent junctions lead to the highest field at the drain that deteriorates alongside the channel. The charge carriers gain extra-energy due to increased field and get accelerated with an increased velocity. A charge that passes through the inversion channel at the pinch-off condition in the direction of the drain accelerates faster to attain maximum kinetic energy when in saturation. High energy charge-carriers are referred to as hot-carriers and can create silicon lattice-collision with their acquired power that impacts impact ionization [17].

1.4.3. Mobility Degradation and Carrier Velocity Saturation

In particular, the inversion layer's mobility in the device is lesser than that of the substrate due to electron wave function expansion over the low mobility gate insulator. Typically, the surface electric field is higher in the short-channel devices, bringing an extra-impulsion to the electron wave-function into the gate insulator known as field-dependent mobility. Therefore, the mobility at the surface weakens with the electric field, known as mobility degradation. It happens in two ways: mobility reduces with the increasing gate voltage due to the vertical electric field and the other when the mobility decreases with the drain potential by the parallel electric field [18].




Fig. 1.9. Velocity saturation in short-channel device (a) nonlinear operation, (b) critical electric field [18].

In general, the electric field's combined effect altogether drives the electron transport, the lattice-scattering, the impurity, and the other charge control in the device. When the electric field (E) is low, the mean velocity of charges (v_{drift}) is proportional to the electric field, i.e., $v_{drift} = \mu E$ with proportionality constant as charge mobility (μ). The drift velocity at saturation (v_{SAT}) for the critical electric filed (E_C) is given by:

$$v_{\text{drift}} = v_{\text{SAT}} = \mu E_{\text{C}} \tag{1.1}$$

However, the relationship does not follow linearity at the higher electric field due to scattering delays across the channel length (L), therefore drain saturation voltage (V_{DSAT}) can be written as:

$$V_{\rm DSAT} = E_{\rm C}.L = \frac{v_{\rm SAT}.L}{u} \tag{1.2}$$

and,
$$I_{DSAT} = v_{SAT} C_{ox} W \left[(V_{GS} - V_{TH} - \frac{V_{DSAT}}{2}) \right]$$
 (1.3)

where I_{DSAT} , C_{ox} , and W are the drain saturation current, oxide capacitance, and the channel width of the MOSFET, respectively. When electric field energy is more than the carrier energy, the velocity gets saturated to v_{SAT} . The situation concerns the drain current shifting to the nonlinear operation, as shown in Fig. 1.9 (a). E_c , known as the critical field, introduces velocity saturation in the short-channel device as depicted in Fig. 1.9 (b).

The critical field is of order $\sim 10^6$ V/m. Due to velocity saturation, results in saturation current ($I_{\rm DSAT}$) to endure smaller values than to the idealistic correlation, yielding further for a reduced saturation current ($V_{\rm DSAT}$) [19]. The velocity saturation occurs before reaching the pinch-off condition, and accordingly, the saturation appears even at the low drain voltage values. Therefore, the short-channel devices are more frequently inclined to switch operation in extended saturation conditions.

1.4.4. Channel Length Modulation (CLM) and Punch-Through

The channel's actual length tends to reduce with increasing drain potential as the drain depletion region widens, known as the channel length modulation (CLM). Referring to Fig. 1.10 (a), in the long channel devices, actual length decrement is insignificant compared to the total channel length, while it is highly affected in a short-channel device

that reduces the channel length towards zero. Also, both the depletion width regions can touch, resulting in a massive drain current as depicted in Fig. 1.10 (b).




Fig. 1.10. (a) Representation of Channel length Modution and (b) punch-through condition in short-channel MOSFET[21].

position along the channel

(b)

 \boldsymbol{x}

The drain comes very close to the source due to the drain depletion region's extension and forms a distinct depletion region [21]. Consequently, the source-drain potential makes a stronger field under the gate region, which opens the obstruction of current undesirably to switch the transistor to an abrupt turn-on. This is essentially equivalent to reducing the transistor's threshold voltage, which leads to a higher leakage current.

The resultant actual length is equivalent to the metallurgical size minus the depletion widths of the source/drain part. An extreme case of the CLM is known as punch-through.

1.5. Background and Evolution of CSDG MOSFET

As the most critical device component of modern electronics, the MOSFET has a persistent history of rigorous reforms and phenomenal scaling traced from Moore's prediction of shrinking device size and package density.




Fig. 1. 11 Multigate and surrounding gate MOSFET structures [26].

The scaling of dimensions which exceeds two orders of magnitude in the past decades has undergone extensive physical modifications besides addressing the gate-control for optimum performance of the device [22]. The rapid decrease in the device dimensions with Moore's law's advent follows several problems such as Short-channel Effects (SCE's) and Hot Carrier Effects. In the last three decades, there have been extreme efforts to minimize the SCEs and the improved gate controllability utilizing various structural modifications [23, 24]. These problems have been mitigated by the introduction of multiple gates in the structure and invention of different geometries for MOSFETs. Fig. 1.11 shows the sketches of various multigate structures such as Double-Gate (DG), Triple Gate, Omega-Gate, FinFETs, Surrounding Gate (SG), Cylindrical Surrounding Gate (CSG), and so forth [25-27]. The Surrounding Gate (SG) structures have attained much popularity among the multiple-gate forms as the gate has been exhaustively enclosed by the entire semiconductor channel, which significantly enhances the gate control over the channel. As proposed by Srivastava et al. [28], the Cylindrical Surrounding double-gate MOSFET has been one of such prominent gate-all-around devices.




Fig. 1. 12 (a) Schematic of Cylindrical Surrounding Double-Gate (CSDG) MOSFET structure.

The device with superior control over the channel with a large driving current has been highly anticipated. The structure, proposed initially has been featured as two concentric cylindrical gates accommodated in a single transistor, enabling the device with improved control over the channel.

In particular, the structure can be perceived as a double-gate MOSFET wrapped up from the end to end founding in a cylinder as shown in Fig. 1.12. The device's inherent characteristics, including the small-signal analysis, electrical parameters, and several other applications, have been conveyed in recent years [29]. Past research confirms the potential of the CSDG for inventive circuits, wherein independent adjacent gates of CSDG enhances circuit design flexibility. The electrical and physical parameters analyzed at the device's operating conditions can control the device behavior in circuit design, resulting in improved performance. The effect of doping, analytical modeling, and enhanced characteristics have been obtained using CSDG MOSFET [30].

The analysis for obtaining improvements in the device parameters based on explicit, low frequency, equivalent capacitance model in CSDG MOSFET has potentially been reported as a significant contribution to microelectronic device research [31, 32]. A device must have higher carrier transport and drive current; therefore, either a more inventive design or the modified device physics of the existing CSDG structure seems necessary. The device modification can primarily realize enhanced electrical performance in terms of the low electric field towards the drain side, surface-potential, drain current, $I_{\rm on}/I_{\rm off}$, transconductance, and input gate-capacitance.

1.6. Device Compact and Analytical Modeling

A physics-based device model is defined as a depiction of device actions described in analytical, numerical, or mathematical terms. On the contrary, the device simulations approximate numerical expressions to explain some complex equations, such as partial differential equations. Moreover, device models may be characterized as compact if described in terms of analytical and explicit terms. The compact models can also cover reproductions that involve pre-processing of model expressions using iterative procedures to result in lookup variables for a fast recovery for a solution in the simplified models. The

compact models have the feature of intelligent computation in the event of circuit models and simulation.

1.7. Objective of the Research Work

The research objective is to analyze the gate material engineering in the Cylindrical Surrounding Double-Gate MOSFET structure with a device physics-based modeling. Moreover, mathematical derivation and analysis of the electric field and pinch-off capacitances are to be established. Further, numerical solution and silicon thickness inducing CSDG MOSFET parameters can lead to the understanding of thickness optimization. To derive and analyze the optimum semiconductor thickness depletion depth under the source-drain region, the channel's depth in the semiconductor of a CSDG MOSFET at strong inversion for recognizing the dependence parameters at drain-source bias. Finally, the model analysis of a dual-material gate in CSDG MOSFET is obtained by comparing surface-potential and electric field profiles in gate-metal research designs.

1.8. Research Questions

This section contains and describes the questions with their answers posed and investigated during this research work.

Q1: What will be the shape of the gate-oxide capacitor of the CSDG MOSFET structure at the device pinch-off operation?

Answer: In the cylindrical Metal-Oxide-Semiconductor structure of CSDG, at the device pinch-off, the semiconductor electrode becomes a cone shape region of conducting effectively. Therefore, unlike other cylindrical capacitor shapes, it assumes a truncated cone. The research problem has been addressed, and the actually anticipated sketch of the structure is demonstrated in Chapter-3.

Q2: How does the gate oxide-capacitance depends on the device dimension in CSDG MOSFET?

Answer: The expression reveals that the capacitance at pinch-off is not a direct rationale of cylindrical sizes of the device; instead, it takes a complex algebraic and logarithmic fractional form as resulted in the expression, which is comprised of the external, internal

dimensions, thickness, and material properties of the capacitive layer in the CSDG structure.

Q3: Is the gate-oxide capacitance of CSDG MOSFET is identical in all region of operation?

Answer: No, the oxide capacitance is affected by the physical capacitor plate's shape change at a pinch-off operation due to charge sharing.

Q4: How to calculate electric field due to oxide capacitance in a typical CSDG MOSFET geometry having distinct gate-assembly?

Answer: The electric field analysis due to oxide capacitance in CSDG MOSFET evolves with its structure that has a combination of two cylindrical capacitors. Therefore, first deducing the electric field's expression of each capacitor individually and further taking the algebraic sum of the specific solution is a convenient method to calculate, which results in the total electric field due to oxide capacitances.

Q5: What are the approximate device physics parameters on which the silicon (or semiconductor) thickness of CSDG MOSFET depending upon?

Answer: The CSDG MOSFET structure needs to incorporate analysis based on existing firm device physics or models to understand the variability.

Q6: How the gate-metal work function affects the electrical characteristics in CSDG MOSFET?

Answer: As the work-function is a prominent electronic property of metal, the gate metal can directly move the changes in ionic behavior of the channel, affecting the flat-band voltage and hence the device's threshold characteristics. By an appropriate pursuit to the gate-metal work-function, the internal gate's threshold voltage could be transformed to a lower than the external gate with correspondingly lower the work-function of internal gatemetal.

Q7: What will be the effect of two different gate work functions on characteristics in CSDG MOSFET?

Answer: The physics and behavior change in the source and the device's drain side takes place with different gate metals. The gate metal engineering tends to increase the undesired off-current; however, it also increases the current in a similar proportion. Furthermore, the metal with low work-function on the drain side drops the drain bias across the region. It

tends to decay in the direction of the drain end, which leads to a decline of Drain-Induced-Barrier-Lowering (DIBL) and channel length modulation effects. Further, the internal gate's threshold voltage ($V_{\rm TH1}$) could be reduced compared to the external gate ($V_{\rm TH2}$) by arranging the gate metal work-function in Double-Gate devices.

Q8: What gate metal architecture in CSDG MOSFET can be thought of for SCEs improvement?

Answer: As the device design and analysis in a gate-stacked and dual-metal gate structure can be found in the previous literature; therefore, it would be insightful to primarily implicate an unstacked and stacked gate metal design in CSDG MOSFET.

Q9: How is the surface-potential distribution affected by changing the length of specific metal in a dual-metal stacked structure of CSDG MOSFET?

Answer: In the dual-metal stacked structure, the surface-potential step-change is anticipated, which leads to a growth in the carrier velocity and a further increase in carrier transport efficiency of the device. The effect, in turn, increases the drain current of the device. Furthermore, it can be practical that the minima of surface-potential shifts towards the source side, which lies underneath the region of higher work-function metal.

Q10: How is the electric field distribution affected by changing the length of a specific gate metal portion in the dual-metal stacked structure of CSDG MOSFET?

Answer: In a MOSFET device, changing the length of specific metal causes relocation of the lateral electric field closer to the source region, and the uniformity of the electric field in the channel enhances. Moreover, the electric field minima distributed along the channel positions of metal interfaces are changed with the specific metal region's length. If the CSDG MOSFET analysis is done with a dual-metal gate design, the advantages of gate-metal engineering can be replicated.

Q11: Which methods can be relevant to approximate the channel thickness?

The depletion depth theory to develop thickness analysis for the CSDG MOSFET structure would be appropriate based on the well-known Dang's model approach of charge sharing.

Q12: How can the thickness dependence be compared in the CSDG MOSFET structure with the planar MOSFETs?

Answer: The CSDG structure is a unique structure derived from the cylindrical orientation of double-gate MOSFET. The device design has several benefits as it provides better gate

control due to surrounding gate geometry. A planar structure and CSDG MOSFET depletion-width computation, including doping and bias voltages, should be made side-by-side to accomplish the firm estimation.

1.9. Research Contribution of this Thesis

This thesis aims to analyze and incorporate the impact of gate material engineering in the CSDG structure with a device physics-based modeling to combat the effect of SCEs. To attain the objective, in particular to the proposed design, an electric field, capacitance, and other characteristics parameters have been calculated at a pinch-off to analyze the capability of CSDG MOSFET. Further, this thesis work provides insights into the thickness of the device parameter dependence that has been mathematically analyzed in detail at the onset of strong inversion. Finally, a design and numerical analysis of dual-material gate and gate-stack in the CSDG MOSFET have been explored.

1.10. Organization of the Thesis

The research work presented in this thesis has been organized in chapters as follows:

Chapter 1 provides an introduction starting with an overview of MOSFET and a brief background, challenges associated with the scaling, understanding the short channel effects, development of the CSDG MOSFET structure, research questions, and objective places the foundation of the research addressed in this thesis.

Chapter 2 details the literature review, including the trace of the research progress made in analytical model developments, gate-capacitance modeling, progress in CSDG MOSFET research, gate material engineering, and motivation thesis research work.

Chapter 3 describes the analytical research of gate-oxide capacitance in CSDG MOSFET, particularly at the device pinch-off condition by deducing the oxide capacitance for the internal gate and external gate assembly the device and summarized the obtained results.

Chapter 4 deals with the electrical field analysis due to gate-oxide capacitances explaining the model derivation for CSDG MOSFET and the summary results.

Chapter 5 specifies the research work of the depletion width analysis in MOSFET device with details of depletion depth in MOSFET.

Chapter 6 includes the analysis of thickness in CSDG MOSFET founded upon the depletion depth model concept at the onset of strong-inversion, including the evolution of depletion depth, optimum semiconductor thickness, and result from analysis with a chapter summary.

Chapter 7 comprises the details of the novel Dual-Metal Gate architecture included in the CSDG MOSFET. The detailed description of the stacked designs concept, model formulation, derivation of the surface-potential, the gate charge, and the threshold voltage has been elaborated with the comparative results.

Finally, Chapter 8 concludes the research work presented in this thesis and recommends the future work scope.

Chapter-2

REVIEW OF LITERATURES

This chapter provides detailed research progress in developing analytical, explicit, or compact models for various MOSFET structures. This chapter's subsections describe the comprehended literature study organized to portray the background of chronological progress in reaching the analytical models of different device structures, understanding progress made in CSDG MOSFET, and other relevant efforts made that laid the foundation of the research problem and motivation of this research work.

2.1. Review of Analytical Models Developments

Oh et al. (2000), in their work, have compared the electrostatic potential confined by the gates of DG and CSG MOSFET using the Evanescent-Mode Analysis (EMA) solution. They have notified that the device dimension of cylindrical surrounding-gate (CSG) MOSFETs is much reduced (to 35 percent shorter of the actual lengths than double-gate MOSFETs) Silicon, the insulator thicknesses in the CSG MOSFETs can be better scaled up for mitigation of SCE [33].

Jimenez et al. (2004) have presented a validated a simplified, compact model for lightly doped CSG MOSFETs based on the meticulous solution of the Poisson's and the continuity equation deprived of the charge-sheet approximation to describe the inversion charge distribution in the channel.

Further, it was confirmed that a simple analytical *V-I* model is suitable for compact modeling of undoped (lightly doped) SGT MOSFETs. The model was reportedly capable of an accurate description of all regions of operation. Specifically, the inability to capture volume inversion using the charge-sheet approximation had been well addressed in their work [34].

Aouaj et al. (2005) have deduced the 2-D analytical model using EMA for an fully depleted. cylindrical/surrounding gate device structure to compare Surface-Potential and threshold voltage with the other models. Their work revealed characteristic length dependence, which is governed by silicon and oxide thickness [35].

Quenette et al. (2009) have proposed an innovative, dynamic charge sharing model for 45 to 65 nm technology nodes for electrical characterization and compared it with the charge sharing V_{TH} model to enhance the device performance at low power consumption memory application. They reported the electrostatic characteristics of experimental data in terms of SCEs DIBL, subthreshold slope variations, and V_{TH} dependence and suggested improved capacitive response of the device in non-volatile memory applications [36].

Verma et al. (2015) have proposed a physics-based model for their surrounding double-gate nanowire MOSFET structure based on the solution of 2-D Poisson's equation and superposition of the coordinate system. Using the simultaneous validated simulation, they reported the influence of channel length variation on the double surrounding gate device's electrical behavior and indicated double-gate CSG's superior performance over the single CSG MOSFET [37].

Jena et al. (2015), in their research of scaling comparison of the device design, have explored and described an undoped Cylindrical Gate All Around (CGAA) structure. Further, based on their device results [38], they suggested the utility of the device structure's undoped nature for suppressing SCEs and other scaling complications.

Verma et al. (2016), in the research work [39], have presented the modeling and simulation of CSDG MOSFET with an alternative gate insulator as vacuum than SiO₂ for improvement of hot-carrier reliability and radiofrequency RF performance. They concluded that the vacuum as a gate dielectric could substitute the double surrounding gate in a CSG form for evading the inconsistencies raised by the hot-carrier injection.

Sood et al. (2016) have analyzed the performance of various parameters for the surrounding-gate MOSFET device and informed the influence of Gaussian doping on the undoped device's electric potential and electron density [40]. They reported that the surrounding-gate devices have been better in terms of unilateral and maximum power gain in the RF applications.

Basu et al. (2017) have proposed an analytical model for the electrical characteristics of surrounding gate MOSFET in strong inversion by solving simplified 1-D Poisson's equation in conjunction with the rectangular and cylindrical coordinates for device boundary condition. The designed device was reported with a high concentration of

inversion charges that significantly influenced their research to obtain more excellent gate controllability [41].

Nandi et al. (2017), in a paper, have developed an analytical model of double-gate MOSFET using Green's function approach in the subthreshold regime of operation [42]. The method was reported useful for forecasting the electrostatics of devices in which the S/D lateral electric field is of prime significance.

Taur et al. (2018) have demarcated a double-gate MOSFET model that pushes substantial revisions in the gradual-channel estimation approach using lateral field gradient.

It has been specified in their model that when saturation occurs and goes beyond, the channel pinch-off does not happen, which leads to only limited output conductance [43]. The method proposed by them can improve the output conductance in the saturation region of operation.

Agarwal et al. (2018) have described a two-dimensional surface-potential model in gallium-arsenide-based nanowire GAA MOSFET using appropriate boundary conditions and informed the performance parameters. Their efforts have been promising for the utilization in compact modeling [44].

Uchechukwu et al. (2019) have analyzed the threshold voltage and subthreshold swing of a CSDG MOSFET using EMA and compared the other models such as polynomial exponential and parabolic potential approximation (PPA) [45]. As a significant gain, the threshold voltage roll-off has been optimized in their research by reducing the oxide thickness and diameter of the Silicon of the device structure.

Sharma et al. (2004) have explained the current conduction progression using fabrication of nanowire wrap-around-gate Silicon MOSFET to investigate and compare SOI top-only-gate planar MOSFET. It was suggested that a significant increase in current density is possible in the nanowire devices compared to the planar devices [46].

In their work, a semi-empirical carrier mobility relation for the non-planar device was used by them. The experimental results showed that the current was a linear function of the number of wires.

2.2. Review of Progress in Gate-Capacitance Analysis

Moldovan et al. (2006) have developed gate-capacitance analytical expressions for undoped surrounding gate MOSFETs using a unified charge control approach to derivate the small-signal model. They have verified the model parameters' boundless continuity in desirable proximity with the 3-D numerical simulations of modeled capacitances. They have described the correlation mobile charge sheet density among current, total charges, and capacitances for the channel boundaries [47].

Ruiz et al. (2010) proposed and comprehended a comparison of the model for total gate-capacitance of the CSG transistor and DG, accounting for both dielectric capacitance and the inversion capacitance [48]. Their study explained the mobility degradation due to capacitive charges in the two devices, increasing short-channel device consideration. Moreover, they have highlighted the impact of gate insulator's low thickness in modifying the inversion and gate-capacitance.

Cousin et al. (2011) have enlightened research on a unified compact model of undoped short-channel GAA MOSFETs and established a continuous explicit method that endorsed all regions' operation [49]. Their proposed approach was convenient, as reported in the validated model simulations.

Marin et al. (2013) have demonstrated effective gate-capacitance modeling of nanowire structure devices, including the quantum confinement of oxide-capacitance, density of energy states, and the charge scattering in the nanowire [50]. They showed a comparison of device capacitive behavior with III-V group material nanowires and the Silicon-based alternatives. Their work suggests an accurate description of gate-capacitance and defines the current drain model at device pinch-off.

2.3. Research Progress in CSDG MOSFET

Srivastava et al. (2011) have shown the analysis of CSDG MOSFET design operational in radio frequency switching [51]. They emphasized the circuit-level equivalence of parameters for ON and OFF conditions of switching in the microwave subsystem. They have treated the device approximation with lumped-circuit elements to concluded their observation of the drain current behavior to point device compatibility in RF switching applications.

Srivastava et al. (2013), in their other work, have predicted an explicit-function-based device model of undoped CSDG MOSFET built upon fundamentals of unified charge control by a side-by-side comparison of properties of double-gate and single-gate MOSFET [52]. Srivastava et al. (2016) have analyzed and disseminated the switching speed of CSDG devices and recommended the device for faster-switching in the devicenanoscales using a circuit model of parasitic resistance and capacitances [53].

Uchechukwu et al. (2017) have shown a typical rectifier circuit's possible low power operation using the CSDG basic structure's customization into the conventional diode bridge rectifier arrangement [54].

Srivastava et al. (2017) have enumerated the scaling advantages of CSDG devices beyond 22-nm nodes and predicted optimizing the device parameter for small-sized transistors [55].

Oyedeji et al. (2017) have deliberated an amplifier circuit perspective in the research paper [56]. They have also proposed CSDG MOSFET in mixer circuits application and reported the device competency in reducing thermal noise effects for the nanotechnology applications [57].

Naidoo et al. (2018) has presented research on circuit simulation of 0.3 TeraHertz active high pass filter involving the electrical characteristics of CSDG MOSFET with high-k gate-dielectric material in the device layout [58].

Shunqukela et al. (2018) have discussed a two-dimensional model using gradual channel approximation for the Surface-Potential model of the fast-switching CSDG MOSFET to circumvent the SCE [59].

Uchechukwu et al. (2020) have described the natural-length scaling for the potential profile in CSDG MOSFET's channel to quantify the impact of SCEs in the nanometer regime to determine the scaling factor [60].

2.4. Review of Gate Material Engineering

Baishya et al. (2007), in a paper, have presented a Surface-Potential model with two material gates for DMG MOSFET of submicron scaling, assuming a varying depth of the

channel depletion region caused by the difference in flat band potentials, and the deposits about the source/drain junctions. The work advised close contract and well-prediction for subthreshold current improvement based on their model comparison with the device simulator [61].

James et al. (2010) have presented a fabrication and simultaneous simulation of Double-Gate MOSFETs with different metal gate work functions to attain the device characteristics using 2D quantum transport and Poisson equations [62]. They reported their observation of more significant suppression of SCEs in atomic-layer deposited p-type device in terms of slighter DIBL, low subthreshold characteristics, and the improved on-off current ratio (of the order of 10^4) and linear increased threshold voltage with the metal gate of work functions ranging 4.2 to 4.5 eV.

Ghosh et al. (2012) have proposed a metal gate-stack design in the surrounding gate structure MOSFET to demonstrate the impact of stack combinations is getting enhanced SCE immunity [63]. The outcome presented by them ensures improved carrier transport efficiency using the stacked architecture of metal gates.

Pal et al. (2014) have researched on development of a model for the Dual-material Surrounding Gate MOSFET (DMSG) for the analytical treatment of electrical parameters using parabolic approximation. A good match of their model results has been reported using simulation that delivers a significant suppression of adverse short-channel effects [64].

Mohapatra et al. (2014) have demonstrated a quantifiable evaluation of gate stacked junctionless double-gate MOSFET with numerical computation keeping gate metal work functions of 4.52 eV, 4.6 eV, and 4.7 eV. The results have optimized the value of the device dimension's gate work function, considering the trade-off between subthreshold slope and DIBL. Improvement in the device sensitivity and the electrical behaviors have been informed y tuning the other device parameters with the device design guideline [65]. Further, they analyzed the drain model involving the pinch-off and reported that the model could accurately determine the exact characteristics in wide-ranging biasing conditions and device dimensions. Moreover, their model's validity in the entire region of device operation, including subthreshold, linear, and saturation, appears quite encouraging.

Jouri et al. (2015), in their paper, have discussed a methodical model for the short-channel tri-metal gate CSG MOSFET with high-k dielectric over SiO₂ is derived based on a center-potential solution. They showed that the high-k material in the gate-metal engineered device could surprisingly amend the impact on DIBL characteristics. Further, a trade-off between gate lengths, DIBL, and high-k material oxide has been exemplified in their work [66].

Hui et al. (2016) have described a model for symmetrical double-material strained silicon MOSFET having two-gate. They disseminated the comparative analysis of the electric field and the Surface-Potential with single-material double-gate MOSFETs. Their work added a more in-depth insight into the design with impact analysis of various device parameters [67].

Fairouz et al. (2019) have experimented with triple material in junction-less CSG MOSFET as an exceptional alternative of conventional MOSFET. They reported the benefit of convenient fabrication with the elimination of the p-n junctions. The impact of channel length and high-k dielectrics materials on the subthreshold features and low power optimization was reported to suggest SCE mitigation and device reliability [68].

Hasan et al. (2019) have implemented simulation to explain the modification of the work function of gallium nitride-based DG-MOSFETs to obtain the adjustment of $V_{\rm TH}$ shifting using simulations performance at gate-length 9.7 nm, adequate oxide thickness of 0.56 nm [69]. The most crucial observation reported was the extreme suppression of SCEs using a double-gate compared to the single-gate by tuning the work function to trigger subthreshold characteristics.

2.5. Motivation

The detailed literature review accomplishes that several innovative device design geometries, architectures, and modifications in the transistor have been developed using simplified and compact modeling to mitigate device scaling challenges.

The GAA and SG structure have a close match with CSDG MOSFET device geometry for the analytical approach, and the corresponding insights can be well-treated with CSDG

MOSFET with appropriate boundary conditions for analyzing device physics and electrical characteristics.

The availability of contemporary computational, analytical model and simulation tools provides significance in early detection and prediction of device characteristics without going through the expensive and long fabrication cycle. There have been plenty of efforts that have been done to explore gate-material engineering with different short-channel MOS structures in recent years, yet the analysis of CSDG MOSFET device physics has an excellent opportunity to improve device characteristics.

An appropriate analysis of device modeling of the electric field, gate-capacitance, and surface-potential is essential to include the benefit of gate material engineering. The enhanced device characteristics are expected using a dual-material structure in CSDG MOSFET is promising and can reduce the threshold voltage roll-off, overcome HCEs, and Short-channel effects (SCEs).

Chapter-3

CAPACITANCE ANALYSIS OF CSDG MOSFET AT PINCH-OFF

The gate-capacitance parameter of CSDG be vital in the role and drive the electrical performance. Moreover, the saturation region of a MOSFET, which is beyond gradual channel approximation [70], introduced by Shockley [71], has been a challenging region to analyze. It becomes imperative to know the device behavior at pinch-off for switching response of the device operation. Although capacitance parameters have been significantly discussed in the past, particularly to the CSDG structure, the oxide capacitance formation and its contribution to the overall capacitance appear essential. The oxide capacitance is a crucial parameter that influences the device's switching characteristics and the applications in high frequency, and RF switching is greatly affected due to the capacitance [72].

In this chapter, a physics-based analysis of gate-oxide capacitance of Cylindrical Surrounding Double-gate (CSDG) MOSFET has been presented at device pinch-off condition [73-75]. The analogy of gate-capacitance for the Cylindrical Surrounding Double-Gate MOSFET operating in saturation has been considered.

3.1. Gate-Capacitance in CSDG MOSFET

The double-gated (DG) MOSFET is the starting point of realizing the model of the CSDG MOSFET. If the DG MOSFET is rotated by 360° to turn up in the form of a cylinder, it becomes CSDG MOSFET. The structure of CSDG similar to those of the DG MOSFET; however, the analysis differs as the cylindrical coordinates system is most suitable for performing the study for the newly generated structure. Fig. 3.1(a) shows the structural description of the CSDG device, where the internal and the external gate has radius are a and b, respectively.

The CSDG structure has a double-gate, which forms two capacitances due to the oxide between the metal-semiconductor electrodes. These two capacitors are concentric to each other. Fig. 3.1 (b) shows the cross-section of the CSDG MOSFET cylinders. For the ease of analysis same gate-oxide materials of thickness, t_{ox} was assumed for both the gates of

the CSDG MOSFET. The capacitance C_{ox1} and C_{ox2} exist between the internal and external gate metal-oxide-semiconductor layers, respectively.




Fig. 3.1. The geometry of (a) a CSDG MOSFET structure, and (b) representation of oxide capacitance in CSDG MOSFET [28].

As the exceeding value of drain to source voltage (V_{DS}) above overdrive voltage (V_{OV}), i.e., pinch-off, it reduces the channel depth into a triangular shape from a regular homogeneous shape, sloping down from source to drain along the length [76,77]. The CSDG MOSFET is a cylindrical structure, so the channel is homogeneously surrounded. However, it applies only before the pinch-off condition is reached.

3.2. Analysis of Oxide Capacitance

Based on the analogy of gate-capacitance, Cylindrical Surrounding Double-Gate MOSFET can be analyzed in saturation conditions mainly. It is noteworthy that the channel does not follow uniformity at the increased saturation regime, hence considering the device capacitive structure to be cylindrical goes erroneous. Instead, the channel takes a truncated conical shape, which accounts for the device's gate-capacitance more accurately.

It is noteworthy that beyond pinch-off, the CSDG channel would assume a truncated cone shape for each gate individually, as shown in Fig. 3.2 and Fig. 3.3. Deriving the truncated conical shape's capacitance would result in oxide capacitance of CSDG MOSFET at pinch-off, which have been analyzed in the subsequent sections.




Fig. 3.2. Calculation of internal gate-oxide capacitance at pinch-off.

3.3. Oxide Capacitance of the Internal Gate

Considering the internal gate metal having radius a and thickness of oxide around the metal is t_{ox} . So truncated cone shape channel in semiconductor, oxide, and internal gate metal forms a capacitor. We need to analyze the internal gate-oxide capacitance at a pinch-off point. t_{si} is the thickness of the semiconductor.

Referring to Fig. 3.2, radius r_1 is varied from the axis point l(0, 0) to the highest point at the right-hand side end l(0, L). It is to note that:

- 1) At l=0, Truncated cone radius $r_1 = a + t_{ox}$;
- 2) At l=L, Truncated cone radius $r_2 = a + t_{ox} + t_{si}/2$;

For deducing the expression, this truncated cone has been divided into annuli of segment length dz, which forms infinitesimal capacitances of annuli width dz. Therefore, all the annuli capacitors are arranged in parallel. So infinitesimal incapacitance of such annuli [78] is:

$$dD = \frac{1}{\varepsilon_0} \frac{dz}{\pi (r^2 - a^2)} \tag{3.1}$$

where D is the inverse of capacitance (incapacitance of the capacitor) in Farad⁻¹. Using the property of similarity of the triangles depicted in Fig. 3.2 [79, 80]:

$$\frac{z}{L} = \frac{r - r_1}{(r_2 - r_1)} \text{ also, } dz = \frac{L}{(r_2 - r_1)} dr$$
(3.2)

Substituting Eq. (3.2) into Eq. (3.1):

$$dD(r) = \frac{1}{\pi \varepsilon_0} \left(\frac{L}{r_2 - r_1} \right) \frac{dr}{(r^2 - a^2)}$$

$$=\frac{1}{2\pi\varepsilon_0 a} \left(\frac{L}{r_2 - r_1}\right) \left(\frac{1}{r - a} - \frac{1}{r + a}\right) dr \tag{3.3}$$

Integrating Eq. (3.3) for the radius range from r_1 to r_2 will be written as:

$$D_{1}(r) = \frac{1}{2\pi\varepsilon_{0}a} \left(\frac{L}{r_{2} - r_{1}}\right) \int_{r_{1}}^{r_{2}} \left(\frac{1}{r - a} - \frac{1}{r + a}\right) dr$$

$$D_{1} = \frac{1}{2\pi\varepsilon_{0}a} \left(\frac{L}{r_{2} - r_{1}}\right) \ln \frac{r_{2} - a}{r_{2} + a} - \ln \frac{r_{1} - a}{r_{1} + a}$$
(3.4)

Substituting $r_1 = a + t_{ox}$ and $r_2 = a + t_{ox} + t_{si}/2$ in Eq. (3.4), yields:

$$D_{1} = \frac{L}{\pi \varepsilon_{0} a.t_{si}} \left[\ln \left\{ \left(\frac{t_{ox} + 0.5t_{si}}{2a + t_{ox} + 0.5t_{si}} \right) \left(1 + \frac{2a}{t_{ox}} \right) \right\} \right]$$

$$C_{ox(int)} = \frac{1}{D_1} = \frac{2\pi\varepsilon_0 a}{L} \frac{0.5t_{si}}{\ln\left\{ \left(\frac{t_{ox} + 0.5t_{si}}{2a + t_{ox} + 0.5t_{si}}\right) \left(1 + \frac{2a}{t_{ox}}\right) \right\}}$$
(3.5)

If $r_2 = r_1$, i.e., cylindrical shape, D_1 appears to be infinity, and capacitance can be calculated using L' Hospital's rule [81]:

$$D_{1}' = \frac{L}{2\pi\varepsilon_{0}a} \lim_{r_{2} \to r_{1}} \left| \ln \frac{r_{2} - a}{r_{2} + a} - \ln \frac{r_{1} - a}{r_{1} + a} \right|$$

$$C_{1}' = \frac{\pi \varepsilon_{0}(r_{1}^{2} - a^{2})}{L}$$

where C_1 ' represents the capacitance of a plane capacitor due to internal, which is a general capacitor formula.

3.4. Oxide Capacitance of the External Gate

The oxide capacitance in the external gate radius 'b' arrangement, at the pinch-off condition slanted channel in the cylindrical semiconductor, would form Residual Truncated Cone (RTC) shape. So, the external gate-capacitance at pinch-off can be

calculated by subtracting the Virtual Truncated Cone (VTC) capacitance out of an exterior cylindrical capacitor as it follows the superposition principle of capacitances.




Fig. 3.3. Calculation of external gate-oxide capacitance at pinch-off.

The resultant would display the oxide capacitance for an external gate. If the external cylindrical capacitor has outer and inner electrode radius of b and a + t_{si} + t_{ox} , respectively. The exterior cylindrical capacitance can be given as [21]:

$$C_{exterior} = \frac{2\pi\varepsilon_o L}{\ln\left(\frac{b}{a + t_{si} + t_{ox}}\right)}$$
(3.6)

The residual truncated cone capacitance would be:

$$C_{ox(ext)} = C_{RTC} = C_{exterior} - C_{VTC}$$
(3.7)

So, first the virtual truncated cone capacitance (C_{VTC}) is calculated using the same principle as in section 3.3, where dimensions for truncated cone, are shown in Fig. 3.3.

For determining D_2 , substituting the value of a', r_1 , and r_2 as (b- t_{si} - t_{ox}), (a'+0.5 t_{si}), and (b- t_{ox}) in Eq. (4), respectively, in accordance with Fig. 3.3.

$$D_{2} = \frac{L}{2\pi\varepsilon_{0}(b - t_{si} - t_{ox})(b - t_{ox} - a' - 0.5t_{si})} \ln \left[\frac{\left(\frac{t_{si}}{2b - t_{si} - 2t_{ox}}\right)}{\left(\frac{0.5t_{si}}{2b - 1.5t_{si} - 2t_{ox}}\right)} \right]$$

$$C_{VTC} = \frac{1}{D_{1}} = \frac{\pi\varepsilon_{0}(b - t_{si} - t_{ox})}{L} \times \frac{t_{si}}{\ln \left(\frac{2b - 1.5t_{si} - 2t_{ox}}{b - 0.5t_{si} - t_{ox}}\right)}$$

Substituting values of $C_{\rm VTC}$ from Eq. (3.8) and $C_{\rm exterior}$ from Eq. (3.6) into Eq. (3.7) results in external capacitance $C_{\rm ox(ext)} = C_{\rm RTC}$ can be given as Eq. (3.9)

$$C_{ox(ext)} = C_{RTC} = \frac{2\pi\varepsilon_{o}L}{\ln\left(\frac{b}{a+t_{si}}\right)} - \frac{\pi\varepsilon_{o}(b-t_{si}-t_{ox})}{L} \times \frac{t_{si}}{\ln\left(\frac{2b-1.5t_{si}-2t_{ox}}{b-0.5t_{si}-t_{ox}}\right)}$$
(3.9)

Overall Oxide capacitance of CSDG MOSFET at a pinch-off condition can be given as:

$$\frac{1}{C_{ox(\text{CSDG})}} = \frac{1}{C_{ox(\text{ext})}} + \frac{1}{C_{ox(\text{int})}}$$

$$C_{ox(CSDG)} = \frac{C_{ox(ext)}C_{ox(int)}}{C_{ox(ext)} + C_{ox(int)}}$$

$$C_{ox(CSDG)} = \frac{\frac{a\pi\varepsilon_{0}t_{si}}{L.\ln\left\{\left(\frac{t_{ox}+0.5t_{si}}{2a+t_{ox}+0.5t_{si}}\right)\left(1+\frac{2a}{t_{ox}}\right)\right\}}{\frac{a\pi\varepsilon_{0}t_{si}}{L.\ln\left\{\left(\frac{t_{ox}+0.5t_{si}}{2a+t_{ox}+0.5t_{si}}\right)\left(1+\frac{2a}{t_{ox}}\right)\right\}}{\frac{a\pi\varepsilon_{0}t_{si}}{L.\ln\left\{\left(\frac{t_{ox}+0.5t_{si}}{2a+t_{ox}+0.5t_{si}}\right)\left(1+\frac{2a}{t_{ox}}\right)\right\}}} + \frac{\frac{2\pi\varepsilon_{0}L}{\ln\left(\frac{b}{a+t_{ox}}\right)} - \frac{\pi\varepsilon_{0}(b-t_{si}-t_{ox})t_{si}}{L.\ln\left(\frac{2b-1.5t_{si}-2t_{ox}}{b-0.5t_{si}-t_{ox}}\right)}}{L.\ln\left(\frac{2b-1.5t_{si}-2t_{ox}}{b-0.5t_{si}-t_{ox}}\right)}\right]}$$
(3.10)

The resulting equation, as expressed in Eq. (3.10), contains the Cylindrical Surrounding Double-Gate MOSFET's internal and external capacitor structure. The capacitance CSDG is a function of structure dimensions (length of the channel (L), internal and external gate radius (a, b) and also depends on the thickness of silicon and oxide (t_{ox} and t_{si}) of the device structure. In the analysis, free-space is assumed for both the capacitor assembly with free space permittivity ε_0 . In the real situation of CSDG MOSFET, the type of dielectric material used would affect the overall result.

3.5. Chapter Summary

As detailed in chapter 2, the primary objective of exercising gate material engineering is to lower the threshold voltage and threshold voltage roll-off; therefore, it becomes imperative for closer integration of capacitance (at pinch-off) in smaller device dimensions. Consequently, this chapter presents a mathematical analysis of the oxide capacitance of CSDG MOSFET, which originates at the pinch-off.

The resulting expression reveals that the capacitance at pinch-off is not a direct rationale of cylindrical sizes of the device; instead, it takes a complex algebraic and logarithmic fractional form as resulted in the expression, which is comprised of the external, internal dimensions, thickness, and material properties of the capacitive layer in the CSDG structure.

As CSDG MOSFETs have been reported for high-frequency applications for high speed, data transmission, antenna, sensor networks, and RF circuits, the proposed work could add a more in-depth insight into the analytical understanding of the capacitance formation in a CSDG MOSFET to incorporate in ongoing research. Further, the impact of the resulted capacitance expression and comparison with previously reported literature can be analyzed to discriminate future work's influence.

Chapter-4

ELECTRICAL FIELD ANALYSIS IN CSDG MOSFET

This chapter details the electrical field analysis in Cylindrical Surrounding Double-Gate (CSDG) MOSFET using the physics of surface-potential, threshold voltage, and gate-oxide capacitances. The CSDG structure has been viewed as two individual separate capacitor assembly to calculate each gate's electric field in the analysis. After that, field vector summation results in an expression that concludes the overall electric field due to oxide capacitances.

The electric field distribution due to metal junction in the DMG-CSDG structure would be required to interpret the results of the impact on carrier transport efficiency in the presented research work of this thesis. Furthermore, the electric field estimates the channel mobility that describes electrical device parameters [82-84]. Integration of ring analysis has been used for deriving the expression of the overall electric field of the CSDG structure.

The electric field in the semiconductor channel describes the channel's charge carrier mobility, while the mobility is a function of drift velocity. Besides, the electric field at any channel region is the lateral and longitudinal electric field component's vector sum in the current flow direction [85-87]. Therefore, it is worth mentioning that the electric field components can substantially change the mobility, charge carrier velocity, and provide a high drain current. Based on the peak electric field's existence, shifting the rise towards the source/drain side and the field distribution along the channel length for the device structure and dimension can consequently comprehend the device behavior.

4.1. Electric Field in CSDG Due to Oxide Capacitances

As the name suggests, the Cylindrical Surrounding Double-gate (CSDG) MOSFET is comprised of two gates conceptualized from a basic Double-Gated (DG) MOSFET shaped into a cylindrical structure. The DG MOSFET's top and bottom gates form two metallic cylinders separated by semiconductors channel of radius a and b. Further, each of the external and internal metal cylinders is isolated from the gate insulators. Therefore, a

typical CSDG MOSFET creates two oxide capacitances, namely C_{ox1} and C_{ox2} , between the internal, external gate, and the metal-oxide-semiconductor layers, as indicated in the cross-section of the device shown in Fig. 4.1(a).




Fig. 4.1. Illustration of CSDG structure (a) oxide-capacitances and (b) surface and the field charges.

The mathematical analysis of the origin of charges and capacitance of CSDG MOSFET structure has been discussed in the previous chapter. The oxide capacitances develop the charge that creates the electric fields in the structure's surrounding [88], as shown in Fig. 4.1(b). In other words, the capacitors C_{ox1} and C_{ox2} store the electrostatic energy using the storage of electric charge on two cylindrical electrodes (metal/semiconductor) and build up an electric field between the space, i.e., oxide in CSDG MOSFET.

4.2. Theory of Electric Field in CSDG MOSFET

The electric field analysis is based on the capacitive field generated due to the capacitor's charge [89]. The developed electric field causes a net positive charge to collect on the metal and a net negative charge on either side of the gate assembly in the semiconductor of CSDG MOSFET. The electric field of the overall CSDG structure would assume field vector aggregation due to the individual cylindrical capacitors. For ease of analysis, the same gate-oxide materials and thickness (t_{ox}) are considered for both the gates of the CSDG MOSFET. The 2D structure of CSDG MOSFET is similar to those of the DG MOSFET. However, the analysis differs as the cylindrical coordinates system is most suitable for studying the newly designed structure.

The electric field analysis due to oxide capacitance in CSDG MOSFET evolves with its structure that has a combination of two cylindrical capacitors. For reducing the difficulty, each capacitor has been considered separately for deducing electric field expression. Fig. 4.2 Shows the representation of CSDG structure with electric field develops in the cylindrical cores. As the Surface-Potential ϕ_s depends on the applied V_{GS} , charges are produced on the gate metal electrode and semiconductor electrodes. With the positive gate voltage (V_{GS1}) used at the internal gate, positive charges are uniformly spread over the oxide-semiconductor interface's cylindrical surface.

4.3. Derivation of the Electric Field Analysis in CSDG MOSFET

A cylindrical structure can be considered as consisting of infinitesimally small circular rings of uniform charge density ρ_l and radius 'a' as shown in Fig. 4.2. The charges on both the cylinders are equal in magnitude but have opposite polarities surrounding the metallic

cylinders' surface, and the inverted charges are available about the semiconductor cylinder. The two-dimensional Poisson's equation adequately defines the potential distribution in a uniformly doped cylindrical channel before the inception of inversion [90, 91].




Fig. 4.2. Schematic of cylindrical metal-oxide-semiconductor structure.

In setting up this analysis, it has been assumed that the channel is unaffected by the carrier concentration, charge carriers, and fixed oxide charges. The solution of the Poisson's equation results in a parabolic form of general solution [92]; therefore, the potential profile in the direction perpendicular to the channel could be used for deriving the Surface-Potential as:

$$\phi_s(z) = Ae^{\lambda z} + Be^{-\lambda z} - \frac{\beta}{\lambda^2}$$
(4.1)

where, the minima of Surface-Potential occurs at $z = z_{min} = (1/2\lambda) \ln (B/A)$ which results $\phi_{s,min} = 2(AB)^{1/2} - (\beta/\lambda^2)$. Usually, the electrostatic analysis is done in radial direction

only, but it can be applied to the results at $z = z_{max}$ to realize our structure at the specific point (virtual cathode); the mobile charge primarily is controlled by the electric field along the *r*-direction. The virtual cathode's mobile charge sheet density is controlled by the gate electrode [93, 94], and the charge Q associated is given in Eq. (4.2).

$$Q = C_{or}(V_{GS} - \Delta \psi - \phi_s) \tag{4.2}$$

where
$$C_{ox} = 2\varepsilon_{ox} / t_{si} \ln \left(1 + \frac{2t_{ox}}{t_{si}} \right);$$

Moreover, $\Delta \psi$, V_{GS} , and ϕ_s are the work-function difference between the gate electrode and semiconductor, applied gate-source potential, and the device's Surface-Potential.




Fig. 4.3. Electric field due to uniformly charged ring for calculating electric field along the length.

The integral of field analysis of a ring along the z-axis at point P (0, 0, l) can be an obvious choice for the solution of E-Field in a cylindrical geometry of the CSDG. The differential charge segment length $dl=ad\phi$ and the differential charge density is $dQ=\rho_l d\phi$.

At that time, the vector P' is pointing from the differential charge towards the field point P is given as:

$$P' = -\stackrel{\wedge}{r} a + \stackrel{\wedge}{z} l$$

$$|P'| = \sqrt{a^2 + l^2}$$

$$\stackrel{\wedge}{\mathbf{P'}} = \frac{\mathbf{P'}}{|\mathbf{P'}|} = -\frac{\stackrel{\wedge}{ra + \stackrel{\wedge}{z}l}}{\sqrt{a^2 + l^2}}$$

where $\hat{P'}$ is the corresponding unit vector, then:

$$dE = \frac{1}{4\pi\varepsilon_0 \varepsilon_r} \rho_l a \frac{-\hat{r} a + \hat{z} l}{(a^2 + l^2)^{3/2}} d\phi$$
(4.3)

The charge ring has been divided into two semicircles, where each of them is defined over the angle $0 \le \phi \le \pi$. The radial (\hat{r}) field contributed due to charge segments on the opposite sides of the ring cancel, and the remainder is only the axial components. As the axial field components add constructively [95], thus:

$$E_{1l} = \hat{z} \, 2 \times \frac{\rho_l a l}{4\pi\varepsilon_0 \varepsilon_r (a^2 + l^2)^{3/2}} \int_0^{\pi} d\phi$$

$$= \hat{z} \frac{\rho_l a l}{2\varepsilon_0 \varepsilon_r (a^2 + l^2)^{3/2}} = \hat{z} \frac{l}{4\pi \varepsilon_0 \varepsilon_r (a^2 + l^2)^{3/2}} Q$$
(4.4)

where $Q = 2\pi a \times \rho_l$, is the total charge on the ring. Now, by dividing the area into such infinitesimally thin rings of thickness dl, the effective electric field in the structure at distance l (Point P) regions can be determined, as shown in Fig. 4.3.

$$E_{1} = \hat{z} \frac{\rho_{l} \mathbf{a}}{2\varepsilon_{0} \varepsilon_{r}} \int_{0}^{L} \frac{l dl}{4\pi (\mathbf{a}^{2} + l^{2})^{3/2}}$$

$$(4.5)$$

The solution of Eq. (4.5) results as given in Eq. (4.6).

$$E_{1} = \hat{z} \frac{\rho_{l}}{2\varepsilon_{0}\varepsilon_{r}} \left[1 - \frac{a}{(a^{2} + L^{2})^{1/2}} \right]$$
 (4.6)

also for
$$L > 0$$
, $E_1 = \stackrel{\wedge}{z} \frac{\rho_l}{2\varepsilon_0 \varepsilon_r} \left[1 - \frac{|L|}{\sqrt{a^2 + L^2}} \right]$

4.4. Results Analysis

To obtain the electric field in terms of the charge Q, Eq. (4.6) is extended by replacing ρ_l $/(2\varepsilon_0\varepsilon_r)$ in $Q/(\pi\varepsilon_0\varepsilon_ra^2)$ as:

$$E_1 = \hat{z} \frac{Q_1}{4\pi\varepsilon_0\varepsilon_r a} \left[1 - \frac{a}{(a^2 + L^2)^{1/2}} \right]$$
(4.7)

$$= \hat{z} \frac{Q}{2\pi\varepsilon_0 \varepsilon_r a^2} \left[1 - \frac{|L|}{\sqrt{a^2 + L^2}} \right], L > 0$$

By assuming $L \gg a$, and then using binomial expansion,

$$E_{1} = \frac{\stackrel{?}{\epsilon} Q_{1}L^{2}}{8\pi\varepsilon_{0}\varepsilon_{r}a^{3}} = \frac{\stackrel{?}{\epsilon}L^{2}}{8\pi\varepsilon_{0}\varepsilon_{r}a^{3}} \frac{2\varepsilon_{ox}(V_{GS1} - \Delta\psi - \phi_{s})}{t_{si}\ln\left(1 + \frac{2t_{ox}}{t_{si}}\right)}$$
(4.8)

As shown in Fig. 4.1(b), the external gate (Gate metal 2) also surrounds the semiconductor and forms cylindrical capacitance C_{ox2} of radius b having charge Q_2 at applied positive outer gate voltage (V_{GS2}).

Similar to Eq. (4.8), the electric field in the external metal-oxide-semiconductor capacitor, E_2 can be given as:

$$E_{2} = \frac{\stackrel{\wedge}{z} Q_{2} L^{2}}{8\pi\varepsilon_{0}\varepsilon_{r} b^{3}} = \frac{\stackrel{\wedge}{z} L^{2}}{8\pi\varepsilon_{0}\varepsilon_{r} b^{3}} \frac{2\varepsilon_{ox} (V_{GS2} - \Delta\psi - \phi_{s})}{t_{si} \ln\left(1 + \frac{2t_{ox}}{t_{si}}\right)}$$
(4.9)

Therefore, the resulting electric field in CSDG structure due to oxide capacitance is a vector summation of E_I and E_2 , i.e., $E = E_1 + E_2$.

The resulting electric field of this analysis can be written as given in Eq. (4.10).

$$E = \frac{2\varepsilon_{ox}}{t_{si} \ln\left(1 + \frac{2t_{ox}}{t_{si}}\right)} \frac{\hat{z}L^{2}}{8\pi\varepsilon_{o}\varepsilon_{r}} \times \left[\left\{\left(\frac{1}{a^{3}}\right)(V_{GS1} - \Delta\psi - \phi_{s})\right\} + \left\{\left(\frac{1}{b^{3}}\right)(V_{GS2} - \Delta\psi - \phi_{s})\right\}\right]$$
(4.10)

The obtained relation is a significant correlation for CSDG MOSFET that depends on applied gate voltages, oxide dielectric constant, square of the channel length, gate metal work function, and Surface-Potential. Besides, the physical dimensions of the semiconductor, oxide, metal involve as the component. The resulting expression also relates oxide properties and suggests that high-*k* oxide materials with higher permittivity would result in a high electric field.

4.5. Chapter Summary

The work presented in this chapter derives the insights into the electric field developed due to the oxide capacitances in a uniformly doped Cylindrical Surrounding Double-Gate MOSFET. The analysis has been founded upon considering the internal and external gate assembly individually. The resulting electric field in the double-gate structure due to the oxide capacitance is a vector sum of the field generated due to the internal capacitor part (E_1) , and an external capacitor (E_2) has been analyzed.

The analysis assumes the CSDG cylindrical structure consisting of infinitesimally small circular rings of uniform charge density and dimensions corresponding to the internal and external radius. The presented electric field analysis of Cylindrical Surrounding Double-Gate MOSFET and the mathematical formulation established in this work serves as an essential expression that incorporates the structure design.

The research presented in this chapter could be treated as the foundation of a detailed physical and mathematical model for obtaining channel mobility and electrical characteristics of the device. The analysis results are significant and can improve channel mobility and other device's electrical performance parameters. It is because of the fact that when a MOSFET is conducted through the channel controlled by suitable gate potential, the induced electric field at the gate terminal affects the electrical characteristics [96-98]. Therefore, it becomes more imperative at the nanoscale, where the channel is too short that the maximum electric field increases and injects electrons to the oxide layer. The situation gives rise to hot carrier injection, which unfortunately requires a high threshold voltage to mitigate the short-channel effects.

Chapter-5

ANALYSIS OF DEPLETION WIDTH IN MOSFET

This chapter presents the analysis to understand the effect of variation in depletion-width (under source, drain, and gate regions) due to different oxide materials and thickness to develop Cylindrical Surrounding thickness modeling Double-gate (CSDG) MOSFET. The obtained results are vital in realizing the dependency of depletion width on oxide properties, which could further be used as a parameter for procuring optimal silicon thickness in a CSDG. The analysis provides a significant guide for the device thickness analysis of metal-oxide-semiconductor structures, followed in this thesis's subsequent chapter.

5.1. Introduction

In the era of highly compact electronics, elementary Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) have been phenomenally downscaled of the device size by two orders magnitude over the last four decades [99].




Fig. 5.1. A typical Short channel-MOSFET.

Therefore, it becomes necessary to analyze the parameters which can influence the device scaling and performance at reduced device size. Owing to the scaling, a shorter transistor channel results in an abrupt operation that affects the performance, modeling, and reliability [100].




Fig. 5.2. Energy band of MOSFET at depletion.

The CSDG structure has been one among such promising MOSFETs that can withstand even at short-channel up to an extent. Though numerous analysis of CSDG exists, it becomes imperative to analyze the channel to find the improvements from a

typical MOS perspective. Fig. 5.1 shows the schematic representing a short-channel MOSFET wherein the effective channel length ($L_{eff} = L-2\Delta L$) substitutes the actual channel length [40, 101].

5.2. Depletion width in MOSFET

The junction depletion regions due to diffused source-drain and the depletion region's width are determined from the concentration of substrate doping, Fermi, and Surface-Potentials, as defined by the Dang's model [102, 103].




Fig. 5.3. Gate-oxide thickness effect on Depletion width.




Fig. 5.4. Effect of variation in doping on depletion depth of the device.

The depletion region in a MOSFET structure accounts for the inclusion of the source and drain depletion regions divided primarily into three separate sub-regions as a junction between the diffused source/drain and the substrate, depletion under the channel and by region induced by lateral source and drain diffusions.

The conventional MOSFET band diagram depicting the Fermi energy level at the depletion is shown in Fig. 5.2. Now, the model is built upon the base theory given in the well-known Dang's Model. The optimum or minimum wherein the term is used as the depletion depth, at least, would essentially exist based on the device physics. In the strong inversion of a MOSFET, the depletion depth and charge in the depletion region remain unaffected from V_{GS} .

The regions include junction between the diffused source/drain and the substrate, depletion under the channel, and portion induced by lateral source and drain diffusions.

When the device is in operation, the drain and the gate bias initiate inversion and results in bands bending to bring the surface Fermi level closer to the conduction band [104].

5.3. Modeling and Analysis

Once the channel is formed in the device, depletion width under the gate and the drain regions are governed by $\xi(\phi_s - V_{bs}))^{1/2}$ and $\xi(2\phi_s - V_{DS} - V_{bs}))^{1/2}$, respectively, where $\xi = 2\varepsilon_{si}$ / qN_{sub} and ϕ_s , ε_{si} , q, and N_{sub} are the Surface-Potential, permittivity of silicon, electron charge, and the substrate doping concentration, respectively [105-107].

From the two condition device operation, setting up the inversion and gate voltage increase over the threshold cause ϕ_s variation that depends on the gate-oxide thickness and dielectric properties [108]. The variations in the depletion width under the gate region, at the applied gate bias, are represented in Fig. 5.3.




Fig. 5.5. Oxide materials effects on depletion width.

In comparison, the obtained results at gate-oxide thickness 2 nm, 4 nm, 6 nm, and 8 nm, respectively, the lowest value of oxide thickness result in relatively larger depletion width. Moreover, the lower thickness also results in high oxide capacitance, which would lower the threshold. Referring to Fig. 5.4, the depletion depth at increasing V_{GS} is minimal compared to large doping concentrations.

Table 5.1 Effect on depletion width due to gate dielectric variation

Gate voltage (volt)	Depletion width (nm)					
	k=3.9 (SiO ₂)	k=7 (Si ₃ N ₄)	k=9 (Al ₂ O ₃)	$k=22 \ (Ta_2O_5)$	k=25 (HfO ₂)	
0.04	20.7616	50.5329	56.0979	66.1379	66.9043	
0.12	104.301	114.023	116.596	121.745	122.163	
0.2	146.036	153.131	155.056	158.964	159.285	
0.28	178.253	184.111	185.715	188.99	189.26	
0.36	205.48	210.581	211.986	214.861	215.098	
0.44	229.499	234.077	235.341	237.935	238.149	
0.52	251.232	255.421	256.58	258.961	259.157	
0.6	271.229	275.114	276.19	278.403	278.586	
0.68	289.85	293.488	294.497	296.574	296.746	
0.76	307.344	310.778	311.731	313.694	313.856	
0.84	323.895	327.156	328.061	329.926	330.081	
0.92	339.641	342.751	343.616	345.397	345.545	
1	354.688	357.668	358.496	360.204	360.345	
1.08	369.122	371.986	372.783	374.426	374.562	
1.16	383.013	385.774	386.542	388.127	388.258	
1.24	396.418	399.086	399.828	401.36	401.487	
1.32	409.383	411.967	412.687	414.171	414.294	
1.4	421.951	424.458	425.157	426.598	426.717	
1.48	434.154	436.592	437.271	438.672	438.788	
1.49	435.656	438.085	438.762	440.158	440.274	
1.5	437.152	439.573	440.248	441.639	441.755	

The effect on depletion width due to gate dielectric variation is tabulated in Table 5.1 which has been shown in Fig. 5.5 for the comparison of performance. The depletion region width at a fixed thickness ($t_{ox} = 2$ nm) for oxide materials k = 3.9 for silica (SiO₂), k = 7 for Silicon Nitrate (Si₃N₄), k = 9 for Alumina (Al₂O₃) = Alumina, k = 22 for Tantalum Pentoxide (Ta₂O₅), and k = 25 for Hafnia (HfO₂) have been exemplified. Primarily, the depletion width under the drain is a significant constituent of required silicon thickness. It is noteworthy that the oxide material with the highest value dielectric constant (HfO₂) results in the broader depletion width under the drain at increasing V_{GS} , whereas the depletion widths are subsequently obtained at low-k dielectric materials.

5.4. Chapter Summary

This chapter deals with the device substrate analysis of depletion width formation using the numerical solution at the different gate-oxide dielectric constant and the thickness. This analysis gives insight into the oxide material's effect on junction depths. The depletion width at increasing $\varepsilon_{ox}(k)$ values of the oxide material declines at increasing gate potentials, following the short channel. Furthermore, the depletion width under source and drain decreases with increasing oxide thickness (t_{ox}) for the higher values of k.

The CSDG MOSFET has a cylindrical structure devised from a double-gate planar MOSFET, and therefore, the analyzed insightful notion is used in the analytical model for CSDG for scaling improvements in the next chapter.

Chapter-6

THICKNESS ANALYSIS OF CSDG MOSFET

Due to the shrinking of transistor size, the channel becomes too small and leads to the short-channel effects, which necessitate analysis of the optimum device design, particularly to the operating conditions. Using the notion of depletion region formation at short-channel MOSFET, approximate numerical solution and silicon thickness inducing Cylindrical Surrounding Double-gate (CSDG) MOSFET parameters have been analyzed in this chapter. Further, the results of the depletion depth regions with the optimum silicon thickness have been realized.

This chapter introduces the depletion region of single gate MOSFET operation and further derives the expression for the minimum thickness of CSDG MOSFET. Subsequent, the results of depletion depth and optimum silicon thickness of CSDG MOSFET analyzed at various carrier concentrations and drain bias are explained.

6.1. Introduction

The charge-sheet model that can quickly analyze a long-channel device current in the subthreshold to saturation regime without discontinuity becomes inappropriate at reduced channel size [109-110]. At the device's nano-scaling, since the accumulation layer thickness is comparable to the device, the channel assumes that a thin sheet of charge vanishes [111-112].

Though the depletion layers or zone are the regions of the absentia of charges, the existence affects the device behavior and the channel thickness [113]. Therefore, channel thickness modeling becomes essential at various bias conditions to define the specifics of device operation and the channel dependence of the structural parameters.

An approximation of the silicon thickness and analysis for CSDG MOSFET using a mathematical derivation of depletion depth concerning the concept of strong inversion has been presented in this chapter. Further, the authors analyze the parameters influencing the thickness of CSDG MOSFET using the numerical solution results.

6.2. Depletion Depth in CSDG MOSFET

The analysis of semiconductor thickness in a CSDG MOSFET structure builds upon the formation of the depletion region. The depletion regions induced in a MOSFET are defined by Dang's model [114-115], which can be represented by the schematic in Fig. 6.1 at the device's short-channel length.

The depletion region in a MOSFET structure accounts for the inclusion of the source and drain depletion regions divided primarily into three separate sub-regions as a junction between the diffused source/drain and the substrate, depletion under the channel and by region induced by lateral source and drain diffusions [116-117]. The condition of channel formation, i.e., strong inversion in a MOSFET, considered for this mathematical analysis, is explained in the following subsections.




Fig. 6.1. Induced depletion regions in MOSFET.

6.3. Evolution of Depletion depth in MOSFET

The conventional MOSFET band diagram depicting the Fermi energy level at the inversion is shown in Fig. 6.2. When the surface of a MOS structure is inverted, it results in bands bending, and the Fermi level at the surface becomes closer to the conduction band [118, 119].




Fig. 6.2. Energy band of MOSFET at inversion [122, 123].

When the electrons concentration at the surface and the acceptor concentration of substrate are equal, a strong inversion occurs [120]. At the strong inversion, the Fermi level at the surface is located much above the intrinsic level, and the Surface-Potential for p-type substrate becomes $\phi_s=2\phi_f=2kT\ln(N_{sub}/n_i)$, where k is the Boltzmann's constant, N_{sub} is the acceptor concentration of substrate, and n_i is the intrinsic carrier concentration of silicon, ϕ_f is Fermi potential for semiconductor.

If the source is grounded and a minor positive gate-to-source bias creates a depletion region near the surface of the semiconductor-oxide interface, as shown in Fig. 6.2.

Here, the model is built upon the base theory given in the well-known Dang's Model. The optimum or minimum wherein the term is used as the depletion depth, at least, would essentially exist based on the device physics.

A strong inversion in a MOSFET, depletion depth, and charge in the depletion region remain unaffected from V_{GS} . The depletion depth under the gate (d_{dG}) and charge density in the depletion region (Q_{dmax}) [121] can be given, as shown in Eq. 6.1) and (6.2).

$$d_{\text{dG}} = \left[\frac{2\varepsilon_{si}}{qN_{sub}} (\phi_{s} - V_{\text{bs}}) \right]^{\frac{1}{2}}$$
(6.1)

$$Q_{\text{dmax}} = -q.N_{sub}.d_{\text{dG}}$$

$$= -\left[2\varepsilon_{si}qN_{sub}\left(\phi_{s} - V_{bs}\right)\right]^{\frac{1}{2}}$$
(6.2)

The depth of the channel (d_c) is maximum at the condition of strong inversion at which $\phi_s=2\phi_f$ relating d_c and d_{dG} [113], can be written as in Eq. (6.3).

$$d_{\rm c} = d_{\rm dG} \left(\frac{\sqrt{2} - 1}{\sqrt{2}} \right) \tag{6.3}$$

and
$$W_C = 0.0631 + 0.8W_P - \frac{0.011W_P}{X_j}$$

where W_c represents the depletion width in the curved region which depends upon planar junction depletion width (W_P) and the junction depth (X_j) and follows the relation [124-126].

6.4. Optimum Semiconductor Thickness at Strong Inversion

The planar depth can be determined from the constituting material and doping parameters by $W_P = (2\varepsilon_{si}V_x/qN_{sub})^{1/2}$. The V_x takes the value of either V_{bi} or $V_{bi} - V_{DS}$ depending upon the source and the drain diffusion. The X_j is given by Eq. (6.4).

$$X_{j} = 2\sqrt{D_{o}\tau \times \exp\left(\frac{-E_{A}}{kT}\right) \left[\ln\left(\frac{N_{s}}{N_{sub}}\right)\right]}$$
(6.4)

where D_0 , τ , and E_A are the temperature-independent pre-exponent (m²/sec), diffusion time (sec), and activation energy for diffusion (eV), respectively, and k, T, N_s, and N_{sub} are the Boltzmann constant, absolute temperature, surface concentration, and the substrate doping concentration, respectively. Considering typical metallurgical junction depth for n-type using phosphorus diffusion and assuming the width of the planar junction and curved region are equal, the width of the depletion region under the source and drain diffusion can be approximated as given in Eq. (6.5), adapted from [127]:

$$W_{\text{dD}} = \left[\frac{2\varepsilon_{si}}{qN_{sub}} \left(2\phi_s - V_{\text{DS}} - V_{\text{bs}} \right) \right]^{\frac{1}{2}}$$
(6.5)

As shown in Fig. 6.2 at strong inversion, $\phi_s = 2\phi_f$. The maximum depletion depth from the oxide-semiconductor interface (d_{dG}) , which approximates the diffused junction depletion depth, the optimum thickness of semiconductor (t_{smin}) in an operative short-channel single-gate MOSFET can be determined from the equation, as given as:

$$t_{smin} \approx \left[\left(2\phi_f - V_{bs} \right)^{\frac{1}{2}} + \left(2\phi_f - V_{DS} - V_{bs} \right)^{\frac{1}{2}} \right] \times \left(\frac{2\varepsilon_{si}}{qN_{sub}} \right)^{\frac{1}{2}}$$
 (6.6)

The CSDG MOSFET has a radius of internal gate metal 'a' and outer gate metal 'b' [128-129]. Therefore, the CSDG total thickness (t_{CSDG}), including silicon thickness ($T_{si} = 4t_{smin}$) at the onset of strong inversion, is shown in Fig. 6.3 and given by Eq. (6.7).

$$t_{\text{CSDG}} = 2 \left[\left(\frac{2\varepsilon_{si}}{qN_{sub}} \right)^{\frac{1}{2}} \left\{ \left(2\phi_{\text{f}} - V_{\text{BS}} \right)^{\frac{1}{2}} + \left(V_{\text{bi}} - V_{\text{DS}} - V_{\text{bs}} \right)^{\frac{1}{2}} \right\} \right] + 2t_{ox} + 2a + 2t_{m}$$
 (6.7)

where t_m and t_{ox} are the gate-metal and oxide thicknesses of the CSDG structure, respectively. The governing Eq. (6.7) is comprised of the device and regional material size parameters.




Fig. 6.3. Schematic representation of thickness at strong inversion in CSDG MOSFET structure.

6.5. Optimum Semiconductor Thickness at $V_{\rm GS} > V_{\rm TH}$

When gate bias voltage V_{GS} increases (than the threshold voltage), the depletion layer thickness under the source (W'_{dS}) and the drain (W'_{dD}) is given by Eq. (6.8) [130-131].

$$W_{ds}' = \left[\frac{2\varepsilon_{si}}{qN_{sub}} (\phi_s - V_{bs}) \right]^{\frac{1}{2}}$$
(6.8a)

$$W_{\text{\tiny dD}}' = \left[\frac{2\varepsilon_{si}}{qN_{sub}} \left(\phi_{S} - V_{\text{DS}} - V_{\text{BS}} \right) \right]^{\frac{1}{2}}$$
(6.8b)

Moreover, the depletion thickness under the gate terminal d'dG is given by:

$$d_{\text{dG}}' = \left[\frac{2\varepsilon_{si}\varepsilon_o}{qN_{sub}}(\phi_s - V_{\text{bs}})\right]^{\frac{1}{2}} \text{at } V_{\text{GS}} > V_{\text{TH}}$$
(6.9)

Moreover, ϕ_s can be conveyed as $\phi_s = V_{GS} - V_{ox}$, where V_{ox} is the gate-oxide voltage. Considering a negligible value of flat-band voltage, Eq. (6.10) reflects the thickness of the depletion layer under the gate as a function of the bias voltage V_{GS} . Besides, the depletion layer thickness is related to the other parameters.

The relationship between the d'_{dG} versus V_{GS} has been analyzed where the charge on the gate terminal results from conservation property of charge [132-134] at strong inversion as the sum of ionized acceptors charge (coulomb/m²) at drain terminal and channel charges near the semiconductor surface. The charge developed at the gate region can be given as:

$$Q_{\rm G} = q N_{sub} d_{\rm c} + \sqrt{2q N_{sub} \varepsilon_{si} \varepsilon_o \phi_{\rm s}}$$
 (6.10)

Therefore, the gate-oxide voltage for a CSDG structure yields as:

$$V_{ox} = qN_{sub}d_{c} + \sqrt{2qN_{sub}\varepsilon_{si}\varepsilon_{o}\phi_{s}}/C_{ox}$$
(6.11)

where d_c is the thickness of the channel, and C_{ox} is the oxide capacitance of the structure. For CSDG, the cylindrical oxide capacitance would be applicable instead of a planar configuration.

The calculated values for the analyzed CSDG oxide capacitance from our work, as discussed in the previous chapter, can be replaced in Eq. (6.11) [135] since the structure takes truncated conical capacitor shape at saturation, as given below:

$$C_{ox(CSDG)} = \frac{\frac{a\pi\varepsilon_{ox}t_{si}}{L.\ln\left\{\left(\frac{t_{ox} + 0.5t_{si}}{2a + t_{ox} + 0.5t_{si}}\right)\left(1 + \frac{2a}{t_{ox}}\right)\right\}}{\frac{a\pi\varepsilon_{ox}t_{si}}{L.\ln\left\{\left(\frac{t_{ox} + 0.5t_{si}}{2a + t_{ox} + 0.5t_{si}}\right)\left(1 + \frac{2a}{t_{ox}}\right)\right\}}}{\frac{a\pi\varepsilon_{ox}t_{si}}{L.\ln\left\{\left(\frac{t_{ox} + 0.5t_{si}}{2a + t_{ox} + 0.5t_{si}}\right)\left(1 + \frac{2a}{t_{ox}}\right)\right\}}}{\frac{2\pi\varepsilon_{ox}L}{\ln\left(\frac{b}{a + t_{ox}}\right)} - \frac{\pi\varepsilon_{ox}(b - t_{si} - t_{ox})t_{si}}{L\ln\left(\frac{2b - 1.5t_{si} - 2t_{ox}}{b - 0.5t_{si} - t_{ox}}\right)}}{L\ln\left(\frac{2b - 1.5t_{si} - 2t_{ox}}{b - 0.5t_{si} - t_{ox}}\right)}}$$
(6.12)

Therefore, by replacing oxide capacitance C_{ox} of Eq. (6.11) with CSDG oxide capacitance $C_{ox(CSDG)}$, the gate-oxide voltage for a CSDG MOSFET of channel Length (L), can be determined.




Fig. 6.4. Depletion depth under the gate versus doping concentration at the onset of strong inversion ($\phi_s=2\phi_f$) planar MOSFET.

For a short channeled CSDG MOSFET structure, the threshold voltage expression of an ultra-thin MOS structure given in [136] is appropriately relevant. Consequently, the threshold voltage of the CSDG device, which accounts for the oxide capacitance of a CSDG structure, would result as:

$$V_{\text{TH}} = 2\phi_f + \frac{qN_{\text{sub}}\left(2\varepsilon_{si}\varepsilon_o\left(2\phi_f\right)^{1/2} + 1\right)}{C_{ox(\text{CSDG})}} + \left(\phi_m - \left(\chi + \frac{E_g}{2q} + \phi_f\right)\right)$$
(6.13)

where ϕ_m , χ , E_g , and ϕ_f are the metal work function, electron affinity for semiconductor, bandgap, and the Fermi-potential.

The relation extracts an agreement with the depletion region, wherein the considerable current results at thin depletion widths. At inversion accumulates from weaker to strong, the surface charge for the CSDG device increases, which enlarges the depletion region. At unchanged gate bias, both the surface charges and the inversion charges attain the least values to conquer low subthreshold current. This modeled expression of the CSDG MOSFET is useful in resembling the device material thickness and entails a significant correlation with the entire device dimensions.

6.6. Result and Analysis

The mathematical relations developed in the previous section have been solved using an electronic simulator for the numerical analysis. This section presents the computed results of device thickness and depending parameters for a planar MOSFET and leading to the CSDG MOSFET.

To consider the effect of doping on the depletion elements and the thickness, the analysis has been initiated with the Surface-Potential's statistic dependence on the carrier concentration. The Surface-Potential is related to the depletion depth that inhabits maximum value at the condition of strong inversion.

The effect on depth under the gate at different doping concentrations (N_{sub}) are shown in Fig. 6.4. The analysis in graph Fig. 6.4 involves doping dependence of d_{dG} (as labeled in Fig. 6.1) of single MOSFET using Dang's Model. Moreover, as the CSDG MOSFET is

a cylindrical orientation of a double-gate structure, the correlation for a twice of double-gate measurements is the input for final calculation in CSDG MOSFET. The doping variation effect on maximum depletion width under the gate at strong inversion is listed in Table 6.1.

Table 6.1. Doping variation effect on maximum depletion width under the gate at strong inversion.

V _{DS} (V)	Doping Concentration(cm ⁻³)	Depletion width under the drain (nm)
0.2	1×10 ¹⁷	104.6223
0.2	3×10^{17}	62.42835
0.2	5×10 ¹⁷	49.06893
0.2	7×10^{17}	41.86253
0.2	9×10 ¹⁷	37.17521
0.2	1×10^{18}	35.3688
0.2	3×10^{18}	21.0203
0.2	5×10^{18}	16.49393
0.2	7×10^{18}	14.05651
0.2	9×10^{18}	12.47293
0.2	1×10 ¹⁹	11.86305
0.2	3×10 ¹⁹	7.02834
0.2	5×10 ¹⁹	5.50748
0.2	7×10^{19}	4.68961
0.2	9×10 ¹⁹	4.15871
0.2	1×10^{20}	3.95435

Referring to Eq. (6.5), the depletion depth under the diffused drain ($W_{\rm dD}$) depends on the doping concentration and the drain bias. Fig. 6.5 illustrates the dependence of $W_{\rm dD}$ with doping concentration at increasing drain-source voltages ($V_{\rm DS}$) at 0.2 V, 0.4 V, 0.6 V, and 0.8 V, respectively. It has been noted that the depletion depth under the drain region decays exponentially with increasing doping concentration.

Table 6.2. Effect of variation of doping on maximum depletion width under the gate at strong inversion

Substrate doping(cm ⁻³)	Depletion width under the drain (nm)				
	at V _{DS} 0.8V	at V _{DS} 0.6V	at V _{DS} 0.4V	at V _{DS} 0.2V	
1×10 ¹⁷	91.26956	75.6266	55.75511	22.31329	
3×10^{17}	55.00262	46.42239	35.84395	20.36022	
5×10 ¹⁷	43.41108	36.91033	28.98659	17.83458	
7×10 ¹⁷	37.13106	31.71358	25.15525	16.11901	
9×10 ¹⁷	33.03466	28.30557	22.60801	14.86737	
1×10^{18}	31.45332	26.98586	21.61392	14.35572	
3×10^{18}	18.83158	16.35858	13.43794	9.67229	
5×10 ¹⁸	14.82268	12.94206	10.73694	7.94147	
7×10^{18}	12.65701	11.08618	9.25241	6.95058	
9×10 ¹⁸	11.24701	9.87355	8.27518	6.28254	
1×10 ¹⁹	10.70332	9.40497	7.89595	6.01984	
3×10 ¹⁹	6.37752	5.65423	4.82367	3.81645	
5×10 ¹⁹	5.00971	4.45821	3.82807	3.07126	
7×10 ¹⁹	4.27233	3.81093	3.28535	2.6578	
9×10 ¹⁹	3.79291	3.389	2.92993	2.38405	
1×10^{20}	3.6082	3.22619	2.79242	2.27746	
3×10 ²⁰	2.14203	1.92822	1.68753	1.40624	

At the larger densities, shallower depletion depth under the gate is obtained. The depletion depth at the decrease of decade order doping from 10^{19} , 10^{18} , and 10^{17} cm³ results in reduced depths of 104.62 nm, 35.36 nm, and 11.86 nm.

The higher the value of $V_{\rm DS}$, the thicker is the $W_{\rm dD}$ for any particular amount of N_{sub} . The values of $W_{\rm dD}$ and $d_{\rm dG}$ both are maximum at strong inversion, and it constitutes a substantial portion of semiconductor thickness as displayed in Fig. 6.5; therefore, at such conditions, the thickness of silicon remains optimum.




Fig. 6.5. Depletion width under the drain versus doping concentration at various $V_{\rm DS}$.

Fig. 6.6 shows the minimum silicon thickness parameter as a variant of doping concentration along with the drain potential. With an increase of the same order of the carrier densities (from 10^{17} cm⁻³ to 10^{18} cm⁻³) for $V_{DS} = 0.2$ V to 0.8 V, the CSDG device's thickness reduces intensely. The results of the technique for a CSDG device depicting the comparison with a planar MOSFET at the varying simultaneous gate and drain potentials are shown in Fig. 6.7.




Fig. 6.6. Comparison of semiconductor thickness versus doping concentration in planar and CSDG structures at various V_{DS} .

Another significant probing from the derived model is to find the effect of device gate voltage ($V_{\rm GS}$) and drain voltage ($V_{\rm DS}$) on the thickness of the semiconductor. Therefore, the impact of $V_{\rm GS}$ on CSDG silicon thickness at a constant $V_{\rm DS}$ and N_{sub} at individual instants have been computed using the numerical methods




Fig. 6.7. CSDG Silicon thickness variation with applied Gate voltage at various N_{sub} and V_{DS} =0.2 volt.

6.7. Chapter Summary

This chapter provides the mathematical analysis of silicon thickness in Cylindrical Surrounding Double-Gate (CSDG) MOSFET has been derived from the depletion model of a conventional MOSFET. At the device's nano-scaling, since the accumulation layer thickness is comparable to the device, the channel's postulation as a thin sheet of charge vanishes. Though the depletion layers or zone are the regions of the absentia of charges, the existence affects the device behavior and the channel thickness. Therefore, channel thickness modeling becomes essential at various bias conditions to define the specifics of device operation and the channel dependence of the structural parameters. The chapter

presents an analytical model, and numerical analysis of the Cylindrical Surrounding Double-Gate (CSDG) MOSFET has been exemplified, including the thickness derived based on depletion depth formation analyzes the device performance at reducing dimensions. The analysis is built upon the device's physical and electrical parameters such as capacitance, electric field, thickness, threshold voltage, adequate channel dimensions, drain current is considered in this research. The depletion region in a MOSFET structure accounts for the inclusion of the source and drain depletion regions divided primarily into three separate sub-regions as a junction between the diffused source/drain and the substrate, depletion under the channel and by region induced by lateral source and drain diffusion.

The condition of a planar MOSFET in channel formation, i.e., for strong inversion, and when $V_{\rm GS} > V_{\rm TH}$ has been considered for this mathematical analysis. The computed results of device thickness and depending parameters for a planar MOSFET and the CSDG MOSFET have been compared. Based on this analysis, the typical CSDG MOSFET calculated silicon thickness is 180 nm, 281 nm, and 327 nm at $V_{\rm DS}$ 0.2 V, 0.8 V, and 1.2 V, respectively. The thickness modeling results proposed in this chapter show that nanoscale CSDG MOSFET can be deployed for improvements in the device performance and novel design modifications. The analysis presented in this work significantly contributes to interpreting the dependence of channel thickness in SMG and DMG structures of CSDG MOSFET and serves as a guide for the device scaling density developments.

Chapter-7

DUAL-METAL GATE STRUCTURE IN CSDG MOSFET

The metallic gate plays a significant role that improves the characteristics by controlling the carrier in the device channel. The metallic substance has a specific value of work-function due to inherited characteristics [137-139]. The work-function is a fundamental physical property that defines the least energy required to release one electron from the material surface. In the other sense, it is the minimum energy needed for an electron to move up from its Fermi level [140, 141]. Accordingly, the work-function is a prominent electronic property of any bare or coated metal. In the situation the traditional MOSFETs fail to attain, alternative device structures for further scaling have been invented. By an appropriate pursuit to the gate-metal work-function, the internal gate's threshold voltage could be transformed to a lower than the external gate with correspondingly lower internal gate-metal work-function [142].

Moreover, the potential profile along the channel results in depleting the broader channel region under the internal gate with drain potential variations to help simultaneously in mitigation to SCEs. This chapter details the analytical modeling of such CSDG MOSFET with a novel stacked-Dual-Metal Gate (DMG) structure using the solution of 2D Poisson's equations in the geometrical boundary conditions of the device. Moreover, a Cylindrical Surrounding Double-Gate (CSDG) MOSFET in an unstacked Dual-Metal Gate (DMG) design has also been simulated to study gate metal's ability to variate the channel field formation.

7.1. Conception of CSDG MOSFET with Dual-Metal Gate

The past research has revealed that the device characteristics such as on-current improvement and the negative effect of SCE can effectively be minimized if the gate material is appropriately engineered [143-145]. However, gate metal engineering also tends to increase the undesired off-current; nevertheless, $I_{\rm on}/I_{\rm off}$ ratio remains unaltered due to the relative increase of the on-current.

Furthermore, the metal with low work-function on the drain side drops the drain bias across the region. It tends to decay in the direction of the drain end, which leads to a decline of Drain-Induced-Barrier-Lowering (DIBL) and channel length modulation effects in the device performance [146-148].




Fig. 7.1. Proposed schematic of cylindrical DMG architecture of CSDG MOSFET.

Further, the internal gate's threshold voltage ($V_{\rm TH1}$) could be reduced compared to the external gate ($V_{\rm TH2}$) by arranging the gate metal work-function in Double-Gate devices. Therefore, a device design of CSDG MOSFET has first been conceptualized, as shown in Fig. 7.1. In this configuration of DMG, the dual-metal gate structure contains dissimilar metals for both gates with the same channel length (L). The cross-sectional schematic of the cylindrical DMG is shown in Fig. 7.2.





Fig. 7.2. Cylindrical DMG architecture of two-dimension cross-sectional view.

The internal and external assembly of CSDG MOSFET differs in terms of the metal work-function of Gate-1 and Gate-2, while the dielectric material serving as gate insulators is the same. It is noteworthy that at smaller dimensions with shorter channel lengths, the device is also influenced by the confinement of energy, and the quantum-mechanical effects govern the device operation. The channel scaling has been considered such that the quantum effects are omitted in this work [149-151].






Fig. 7.3. A stacked-dual-metal gate based CSDG MOSFET device (a) schematic and a cross-sectional view, (b) simulation and meshing structure.

The schematic of the CSDG MOSFET with Dual-Metal Gate (DMG) architecture and its simulation structure is shown in Fig. 7.3. Both of the gates contain similar metal up to the length L_1 and L_2 individually. The device follows an internal gate radius 'a' and an external gate radius of 'b' from the center. The material considered for the gate insulator in the stacked-DMG structure is the same in terms of dielectric permittivity and thickness.

The gradual decrease of metal work-function towards the drain also improves the Drain-Induced-Barrier-Lowering (DIBL) and subthreshold characteristics [152-154]. The physics-based analysis of gate stack CSDG MOSFET that operates in saturation involving the analogy of cylindrical dual-metal gates has been considered to evaluate the performance improvements.




Fig. 7.4. Two-dimensional cross-section of the DM-CSDG MOSFET structure.

The 2-dimensional cross-section of the device is shown in Fig. 7.4. The derivation of the surface-potential, gate charge, threshold voltage model for the proposed DMG structure of the CSDG device has been explained in the subsequent sections.

7.2.1. Two-Dimensional Model for Surface-Potential

In general, the cylindrical coordinate system consists of directions in the radial and axial component, i.e., r and z, respectively, and the angular θ component in the radial direction plane. Due to the structure's symmetry, the electric field's potential has no variation in the θ direction. Therefore, the analysis can be adequately defined using a two-dimensional model.




Fig. 7.5. DM-CSDG MOSFET structure outlining the two metal regions.

Fig. 7.5 shows the sketch of the proposed structure outlining the regions of the device. The solid-line part belongs to the device's portion with high metal work-function, and the dashed area has low metal work-function, comparatively. The relationship between surface-potential, charge, and the electric field in the semiconductor channel is appropriately defined by the solution of Poisson's equation [155, 156].

Assuming the charge carriers' negligible contribution and fixed charges in channel electrostatics, the channel's potential distribution at the onset of strong inversion can be defined by the 2-D Poisson's equation.

Furthermore, to obtain electric potential and drain current can be obtained using the right boundary conditions applied in the cylindrical coordinates system. Therefore, the potential distribution along the semiconductor involving both the CSDG MOSFET gates can be expressed using [157-159], as given Eq. (7.1).

$$V_{fb} = \phi_{m_i} - \phi_{si} | i = 1, 2, ..n$$

$$\phi_f = \frac{kT}{q} \ln \left(\frac{N_{sub}}{n_i} \right)$$

$$\phi_{si} = \chi_s + \frac{E_g}{2q} \ln + \phi_f$$
(7.1)

where $\phi(r, z)$ is the potential distribution in semiconductors, and N_{sub}, q, ε_{si} are the substrate doping concentration, charge of the electron, and silicon permittivity. The potential profile in the perpendicular direction, which is the z dependence of the potential distribution, can be approximated using the parabolic function, applying which the individual potential distribution of the device for the internal and external gate assembly can be written as:

$$\phi_{s,\text{int}}(r,z) = c_1(z) + c_2(z)r + c_3(z)r^2$$
 (7.2a)

$$\phi_{s,\text{ext}}(r,z) = c_1(z) + c_2(z)r + c_3(z)r^2$$
 (7.2b)

where $c_1(z)$, $c_2(z)$, $c_3(z)$ and $c'_1(z)$, $c'_2(z)$, and $c'_3(z)$ are the function of z that can be determined by applying boundary conditions for the internal and the external gate assembly, respectively. Ensuing Gauss' Law, the electric field at the center of the

semiconductor is zero. Therefore, the potential at the surface of internal and external gate after complying the structure boundary condition, i.e., $\phi(r=a, z) = \phi(a) = \phi_{int}(0)$ and $\phi(r=b, z) = \phi(b) = \phi_{ext}(0)$, can be given as:

$$\frac{d\phi(\mathbf{r}, \mathbf{z})}{d\mathbf{r}}\Big|_{\mathbf{r}=0, \mathbf{r}=\mathbf{a}} = 0; \quad \text{and} \quad \frac{d\phi(\mathbf{r}, \mathbf{z})}{d\mathbf{r}}\Big|_{\mathbf{r}=0, \mathbf{r}=\mathbf{b}} = 0$$
 (7.3)

Similarly, the electric field for the internal and external gate assembly at the interface of semiconductor and insulator can be written as:

$$\left. \mathcal{E}_{si} \frac{d\phi(r,z)}{dr} \right|_{r=a} = C_{ox,\text{int}} (V_{\text{GS,int}} - V_{fb,\text{int}} - \phi_{\text{s,int}} (r=a,z));$$

$$\left. \mathcal{E}_{si} \frac{d\phi(r,z)}{dr} \right|_{r=b} = C_{ox,\text{ext}} (V_{\text{GS,ext}} - V_{fb,\text{ext}} - \phi_{\text{s,ext}} (r=b,z))$$
(7.4)

where $C_{ox,int}$, and $C_{ox,ext}$ are the gate-capacitances of the device's internal and external assembly, excluding the confinement phenomenon [160-163].

$$C_{ox,int} = \varepsilon_{ox} / a \ln \left(1 + \frac{t_{ox}}{a} \right)$$

$$C_{ox,ext} = \varepsilon_{ox} / b \ln \left(1 + \frac{t_{ox}}{b} \right)$$
(7.5)

Further, $V_{\text{GS,int}}$, $V_{\text{GS,ext}}$ and $V_{fb,\text{int}}$, $V_{fb,\text{ext}}$ are the applied gate-source and the channel flat band voltages of the internal and external gate. Considering, equal channel flat band voltage for the internal and external gate of the device, i.e., $V_{fb,\text{int}} = V_{fb,\text{ext}} = V_{fb} = \phi_m - \phi_s$. The ϕ_m and ϕ_s are the gate-metal and Silicon work-function, respectively.

The proposed structure is comprised of dual-metal for its gate, so the flat band voltage for channel length $0 < z < L_1$ turn into $V_{fb1,int}$, and $V_{fb1,ext}$ while $L_1 < z < L$ becomes $V_{fb2,int}$, and $V_{fb2,ext}$ for the internal and external gate assembly respectively. It can be determined by the following given equations [164, 165]:

$$V_{fb1} = V_{b1} - \phi_{si} = V_{b1} - \left(\chi + \frac{E_{g}}{2} + \frac{kT}{q} \ln \frac{N_{sub}}{n_{i}}\right)$$
 for length L_{1} (7.6a)

$$V_{fb2} = V_{b2} - \phi_{si} = V_{b2} - \left(\chi + \frac{E_g}{2} + \frac{kT}{q} \ln \frac{N_{sub}}{n_i}\right)$$
 for length L_2 (7.6b)

where χ , $E_{\rm g}$, and N_{sub} are the electron affinity, bandgap, and the substrate doping of the semiconductor, respectively. In this analysis, identical gate metal is assumed for both the regions up to length $0 < z < L_1$ and $L_1 < z < L$, therefore, the flat band voltage of the internal and external gates can be equalized as $V_{fb1,\rm int} = V_{fb1,\rm ext}$ and $V_{fb2,\rm int} = V_{fb2,\rm ext}$.

The potential at the source and drain side can be expressed as:

$$\phi(r, z = 0) = V_{bi} - \phi(r)
\phi(r, z = L) = V_{bi} + V_{DS} - \phi(r)$$
(7.7)

The constants $c_1(z)$, $c_2(z)$, $c_3(z)$ and $c'_1(z)$, $c'_2(z)$, $c'_3(z)$ have been determined using the boundary equations given in Eq. (7.3) to Eq. (7.7) and that results as:

$$c_{1}(z) = \phi_{s,int}(z) \left[1 + \frac{C_{ox,int}a}{2\varepsilon_{si}} \right] - \frac{C_{ox,int}a}{2\varepsilon_{si}} \left[V_{GS_{1}} - V_{fb} \right]$$

$$(7.8a)$$

$$c_2(z) = 0 \tag{7.8b}$$

$$c_{3}(z) = \frac{C_{ox,int}}{2a\varepsilon_{ci}} \left[V_{GS} - \phi_{s,int} - V_{fb} \right]$$
 (7.8c)

$$c_{1}(z) = \phi_{s,ext}(z) \left[1 + \frac{C_{ox,ext}b}{2\varepsilon_{si}} \right] - \frac{C_{ox,ext}b}{2\varepsilon_{si}} \left[V_{GS2} - V_{fb} \right]$$
(7.9a)

$$c_2(z) = 0$$
 (7.9b)

$$c_{3}'(z) = \frac{C_{ox,ext}}{2b\varepsilon_{si}} \left[V_{GS2} - \phi_{s,ext} - V_{fb} \right]$$
(7.9c)

By substituting the values of $c_1(z)$, $c_2(z)$, $c_3(z)$ in Eq. (7.2a), the potential distribution of internal gate assembly has been obtained, as given by:

$$\phi_{s,int}(r,z) = \phi_{s,int}(z) \left[1 + \frac{C_{ox,int}}{2\varepsilon_{si}} \right] - \frac{C_{ox,int}a}{2\varepsilon_{si}} \left[V_{GS_1} - V_{fb} \right] + \frac{C_{ox,int}}{2a\varepsilon_{si}} \left[V_{GS_1} - \phi_{s,int}(z) - V_{fb} \right] r^2$$

$$(7.10)$$

By substituting the values of Eq. (7.10), the Eq. (7.1) can be rewritten in the form of a differential equation as [166]:

$$\frac{d^2\phi_{s,int}(z)}{dz^2} - \lambda_{int}^2\phi_{s,int}(z) = \beta$$
 (7.11)

Consequently, the derived value of surface-potential for the internal gate can be obtained from the solution of differential equation as $\phi_{s,int}(z) = A e^{z\lambda int} + B e^{-z\lambda int} - (\beta/\lambda^2_{int})$.

Similarly, by substituting the values of $c'_1(z)$, $c'_2(z)$, $c'_3(z)$ in Eq. (7.2a), potential distribution for external gate assembly can be determined as:

$$\phi_{s,\text{ext}}(r,z) = \phi_{s,\text{ext}}(z) \left[1 + \frac{C_{ox,\text{ext}}}{2\varepsilon_{si}} \right] - \frac{C_{ox,\text{ext}}b}{2\varepsilon_{si}} \left[V_{GS_2} - V_{fb} \right] + \frac{C_{ox,\text{ext}}}{2b\varepsilon_{si}} \left[V_{GS_2} - \phi_{s,\text{ext}}(z) - V_{fb} \right] r^2$$

$$(7.12)$$

Moreover, the differential equation signifying the potential distribution of external gate assembly can be obtained by substitution of the surface-potential from Eq. (7.12) into the Eq. (7.1), can be given as:

$$\frac{d^2\phi_{s,\text{ext}}(z)}{dz^2} - \lambda_{\text{ext}}^2\phi_{s,\text{ext}}(z) = \beta'$$
(7.13)

The solution of Eq. (7.13) results in the surface-potential for the external gate of the device; as $\phi_{s,ext}(z) = A' e^{z\lambda ext} + B' e^{-z\lambda ext} - (\beta' / \lambda^2_{ext})$. Owing to the two dissimilar metals utilized in the proposed device [167, 168], the surface-potential along the channel also becomes divergent, being a channel length function.

Subsequently, for $0 < z < L_1$, the surface-potential can be written for the higher metal work-function (V_{b1}) region as:

$$\phi_{s,L_{t,int}}(z) = A_{1}e^{\lambda z} + B_{1}e^{-\lambda z} - \frac{\beta_{1}}{\lambda_{int}^{2}}$$
 (7.14a)

and the region of low metal work-function (V_{b2}), i.e., $L_1 < z < L_2$, the surface-potential would be:

$$\phi_{s,L_2,int}(z) = C_1 e^{\lambda z} + D_1 e^{-\lambda z} - \frac{\beta_2}{\lambda_{int}^2}$$
(7.14b)

where, the parameters λ , β_1 , and β_2 can be given as:

$$\lambda_{\rm int}^2 = 2 \frac{C_{ox, \rm int}}{\varepsilon_{si} a}$$

$$\beta_1 = \frac{qN_{sub}}{\varepsilon_{si}} - \lambda_1^2 \left(V_{GS} - V_{fb1} \right) \qquad \text{for } 0 < z < L_1$$

$$\beta_{\rm l} = \frac{qN_{\rm sub}}{\varepsilon_{\rm si}} - \lambda_{\rm l}^2 \left(V_{\rm GS} - V_{\rm fb1}\right) \qquad \qquad \text{for } L_{\rm l} < z < L_{\rm 2}$$

$$\phi_{s,L_1,\text{ext}}(z) = A_1' e^{\lambda_{\text{ext}} z} + B_1' e^{-\lambda_{\text{ext}} z} - \frac{\beta_1}{\lambda_{\text{ext}}^2} \text{ for } 0 < z < L_1$$
 (7.15a)

$$\phi_{s,L_2,\text{ext}}(z) = C_1' e^{\lambda_{\text{ext}} z} + D_1' e^{-\lambda_{\text{ext}} z} - \frac{\beta_2}{\lambda_{\text{ext}}^2} \text{ for } L_1 < z < L_2$$
 (7.15b)

The constant A_1 , B_1 , C_1 , D_1 , and A'_1 , B'_1 , C'_1 , and D'_1 can be derived from the boundary condition given in Eq. (7.3) to Eq. (7.7), whose computed values are shown in the Appendix.

Further, the electric field along z-direction across the channel can be obtained from the surface-potential derivative. Therefore, for the internal gate assembly of the DM-CSDG structure, the electric field along z-direction would result as in Eq. (7.16).

$$E_{z_{1}, \text{int}} = \frac{d\phi_{s_{1}, \text{int}}(z)}{dz} = A_{1}e^{\lambda_{\text{int}}z} - B_{1}e^{-\lambda_{\text{int}}z} \text{ for } 0 < z \le L_{1}$$
 (7.16a)

$$E_{z_{2,\text{int}}} = \frac{d\phi_{s_{2,\text{int}}}(z)}{dz} = C_{1}e^{\lambda_{\text{int}}z} - D_{1}e^{-\lambda_{\text{int}}z} \text{ for } L_{1} < z \le L$$
 (7.16b)

Moreover, at the junction ($z = L_1$), $E_{z1,int}$, and $E_{z2,int}$ can be equated the same as:

$$\left. \frac{d\phi_{s_1,int}(z)}{dz} \right|_{z=L_1} = \frac{d\phi_{s_2,int}(z)}{dz} \right|_{z=L_1}$$

The electric field significantly determines the variation of the drain-side electric field due to the proposed DM-CSDG structure.

7.2.2. Gate Charge and Threshold Voltage Model

The total mobile charges in the channel for the regions, distinctly for internal and external assembly, can be written as:

$$\begin{split} Q_{\text{int}} &= Q_{L_{1}, \text{int}} + Q_{L_{2}, \text{int}} = C_{ox, \text{int}} \left\lfloor \left(V_{\text{GS}_{2}} - V_{fb1} - \phi_{\text{s}_{1}, \text{int}} \right) + \left(V_{\text{GS}_{1}} - V_{fb2} - \phi_{\text{s}_{2}, \text{int}} \right) \right\rfloor \\ Q_{\text{ext}} &= Q_{L_{1}, \text{ext}} + Q_{L_{2}, \text{ext}} = C_{ox, \text{ext}} \left\lfloor \left(V_{\text{GS}_{2}} - V_{fb1} - \phi_{\text{s}_{1}, \text{ext}} \right) + \left(V_{\text{GS}_{1}} - V_{fb2} - \phi_{\text{s}_{2}, \text{ext}} \right) \right\rfloor \end{split}$$

As the gate charge is an integral function, the mobile charge density from Source to drain in both the region and therefore, the internal and external gate charge can essentially be written as follows:

$$Q_{G,int} = -(2\pi a) \left[\int_{0}^{L_{1}} Q_{L_{1},int} dz + \int_{L_{1}}^{L} Q_{L_{2},int} dz \right]$$
 (7.17a)

$$Q_{G,\text{ext}} = -(2\pi b) \left[\int_{0}^{L_{1}} Q_{L_{1},\text{ext}} dz + \int_{L_{1}}^{L} Q_{L_{2},\text{ext}} dz \right]$$
 (7.17b)

The gate-capacitance due to the internal and external gate can be determined as follows:

$$C_{\text{GS,int}} = \frac{dQ_{\text{G,int}}}{dV_{\text{GS}}} \bigg|_{V_{\text{DS}} = \text{constant}}; \text{ and } C_{\text{GD,int}} = \frac{dQ_{\text{G,int}}}{dV_{\text{DS}}} \bigg|_{V_{\text{GS}} = \text{constant}}$$
(7.18a)

$$C_{\text{GS,ext}} = \frac{dQ_{\text{G,ext}}}{dV_{\text{GS}}}\Big|_{V_{\text{Dc}} = \text{constant}}$$
; and $C_{\text{GD,ext}} = \frac{dQ_{\text{G,ext}}}{dV_{\text{DS}}}\Big|_{V_{\text{Cc}} = \text{constant}}$ (7.18b)

Total external gate-capacitance can be written as: $C_{G,ext} = C_{GS,ext} + C_{GD,ext}$, therefore, the total internal gate-capacitance (by neglecting inversion capacitance) can be given as:

$$C_{G,int} = C_{GS,int} + C_{GD,int}$$

$$(7.19)$$

The minimum value of V_{GS} at which the surface-potential is equal to the double of the fermi-potential results in the threshold voltage that can be as [169]:

$$\phi_{\text{s.int.min}} = (2\sqrt{A_1B_1}) - \beta_1/\lambda_{\text{int}}^2 \text{ at } x_{\text{min}} = (2\lambda_{\text{int}})^{-1} \ln(B_1/A_1)$$
 (7.20a)

$$\phi_{s,\text{ext}_{min}} = \left(2\sqrt{A_1'B_1'}\right) - \beta_1/\lambda_{\text{ext}}^2 \text{ at } x_{\text{min}} = \left(2\lambda_{\text{ext}}\right)^{-1} \ln\left(B_1'/A_1'\right)$$
 (7.20b)

and at this point, the value of threshold voltage can be determined as [170]:

$$V_{\text{TH,int}} = -V_{\phi_{L,\text{int}}} + \sqrt{V_{\phi_{L,\text{int}}}^2 - 4V_{\phi_{L,\text{int}}} \xi} / 2\xi$$
 (7.21a)

$$V_{\text{TH,ext}} = -V_{\phi_{L_1,\text{ext}}} + \sqrt{V_{\phi_{L_1,\text{ext}}}^2 - 4V_{\phi_{L_1,\text{ext}}} \xi} / 2\xi$$
 (7.21b)

The threshold voltage of DMG-CSDG MOSFET will be the minimum threshold of both of the assemblies. The short-channel threshold voltage shift ΔV_{TH} of the DM CSDG MOSFET can be written as:

$$\Delta V_{\text{TH,int}} = 2\sqrt{\eta_s \eta_{L_i} e^{-M}}$$
 (7.22)

where η_s , η_{L_I} , M, and γ are the parameters as follows:

$$\eta_{\rm s} = V_{\rm bi} - V_{\rm GS,L_1int} + \left[\Delta V_{\rm fb,int} \middle/ 2 \left(1 + \frac{t_{si}}{2\gamma t_{ox}} \right) \right];$$

$$\eta_{L_1} = \frac{\left(V_{bi} + V_{DS} - V_{gs,L_2int}^{\dagger}\right)\sinh L_1/\lambda_{int} + \eta_s \sinh L_2/\lambda_{int}}{\cosh L_1/\lambda_{int} \sinh L_2/\lambda_{int} + \sinh L_1/\lambda \cosh L_2/\lambda_{int}}, \text{ and}$$

$$\gamma = \varepsilon_{si}/\varepsilon_{ox}$$
; $M = L_1/\sqrt{2\gamma t_{si}t_{ox}}$

Further, using the charge sheet approximation method [171], the subthreshold current for the device's portion has been determined at inversion accumulating from weak to strong results in an increased surface charge for the CSDG device, extending the depletion region.

7.3. Model Framework of Device Simulation

The Poisson's equation's numerical solution in two dimensions using Leibmann's iterative method defines the surface-potential for an instantaneously stationary value of

gate-drain voltage [172, 173]. The obtained solution from previous steps is needed to apply to the two-dimensional Schrödinger equation.




Fig. 7.6. Model framework for the estimation of surface-potential.

The two-dimensional equation can be transformed into a 1-D Schrodinger equation using the separable variation method [174, 175]. As the MOSFET's flat band voltage depends on the metal work-functions keeping metal work-function difference for L_1 and L_2 channel length considering each time, obtain the electron concentration.

The next step is to calculate a new function in the r, z cylindrical coordinates to obtain the wavefunctions and their corresponding Eigen energies, which leads to a new surface-potential value in each iteration of i (i = 1, 2, 3 to n.) Further, computation of the relative error between the original values and those used in the old surface-potential iteration has been done. After repetition until the optimized convergence is achieved, by increasing the number of iterations of boundary condition.

Table 7.1. List of device parameters

Parameter (Unit)	Symbol	SMG	DMG	stacked- DMG
Channel Length (nm)	L	20	20	20
Substrate Doping(cm ⁻³)	N_{sub}	1×10 ¹⁷	1×10 ¹⁷	1×10 ¹⁷
Source and Drain Doping	N_D	1.6×10^{20}	1.6×10^{20}	1.6×10^{20}
Gate-Insulator Thickness (nm)	t_{ox1} , t_{ox2}	1.5	1.5	1.5
Gate Metal Work-function (eV)	$\phi_{ m m,int},\phi_{ m m,ext}$	4.4	4.4, 4.8	4.4, 4.8
Internal Gate Radius (nm)	a	5	5	5
External Gate Radius	b	12	12	12

Table 7.1 lists the dimensional parameters of the CSDG device in the Single Material Gate (SMG), Dual-material Gate (DMG), and the stacked-Single Material Gate (stacked-DMG) structure, as comprehended in Section 7.1.

The potential at subsequent points along the channel length towards the drain end of the device is projected statistically to estimate the characteristics. The work-function of metals M_1 and M_2 of the device's DMG structure are typically chosen 4.8 eV and 4.4 eV, respectively, whereas, in a conventional form as SMG, 4.8 eV has been deliberated as the

gate metal work-function. Excepting the gate metal, other design parameters of both the SMG, DMG, and stacked-DMG are comparable.

7.4. Results and Discussion

The proposed model has been verified using the comparison of the mathematical solution and the simulation for surface-potential distribution along the channel length and the electric field in the device.




Fig. 7.7. Surface-potential profile versus position along the channel in stacked DMG-CSDG device at varied region lengths.

In the simulation structure, carrier statistics Fermi-Dirac along with the Drift-Diffusion model for carrier transport, have been used to model the simplified nanoscale device. As derived from the modeled expression, the surface-potential distribution against the normalized position along the channel is illustrated in Fig. 7.7 at different region length ratios of L_1 and L_2 .




Fig. 7.8. Comparison of electric field profile in dual-metal and single metal gate structures of CSDG MOSFET at L=20 nm, a=5 nm, b=12 nm.

The work-function of metals M_1 and M_2 of the device's DMG structure is typically chosen 4.8 eV and 4.4 eV, respectively, while the conventional design, 4.8 eV, has been deliberated the gate metal work-function. The close agreement between the derived model

has been obtained to validate the model. Excepting the gate metal, other design parameters of both the stacked-DMG and SMG are comparable and indicated in the figure captions. The DMG-CSDG utilizes two different metals, i.e., dissimilar work-function exists; therefore, a stride deviation in the potential near the metal interface exists.

This step-change in the surface-potential in DMG structure leads to the growth in the carrier velocity, which further increases the carrier transport efficiency and that all, in turn, increases the drain current of the device.




Fig. 7.9. Variation in electric field profile at $L_1=L_2$ for the different internal and external radius of stacked-DMG-CSDG MOSFET.




Fig. 7.10. Comparison of lateral electric field distribution in DMG and stacked DMG (at $L_1=L_2$) device structure L=20 nm, a=5 nm, b=12 nm.

Furthermore, it can be observed that the minima of surface-potential ($\phi_{s_{min}}$), which lies underneath the region-1 of high work-function metal, shifts towards the source side. It reasons the peak electric field to relocate further closer to the source region, and the uniformity of the electric field in the channel enhances. Moreover, the channel potential minima at the different positions of metal interfaces are not the same. It is because of the high work-function of the metal headed to the source side of the channel.




Fig. 7.11. Surface-potential profile as a function of the position along the channel for stacked-DMG-CSDG MOSFET at different gate-oxide thickness.

In DMG, the dependence of minimum surface-potential in the channel can be more effectively reduced by decreasing metal length ratios. Fig. 7.8 shows the result of lateral electric field distribution in dual-metal and single metal gate structures of CSDG MOSFET. The electric field tends to increase near the metal junction (L = 10 nm) in the DMG-CSDG structure, and eventually, that results in increased carrier transport efficiency. The device dimension with a larger internal radius can be comprehended that with a decreasing semiconductor thickness (i.e., b-a), the channel's peak electric field decreases consequently and shifts to the source side.




Fig. 7.12. Comparison of the different CSDG MOSFET SMG, DMG, and stacked-DMG structures (a) Subthreshold Swing and (b) DIBL.

As a result, the greater band-bending and increased gate-control are obtainable due to reduced DIBL and threshold voltage roll-off. The distribution of lateral electric field profile with stacked-dual-metal gate structures of CSDG MOSFET obtained by variation of the various internal and external radius is shown in Fig. 7.9. The comparative result of lateral electric field distribution in dual-metal and single metal gate structures of CSDG MOSFET are shown in Fig. 7.10. It is apparent from the figure that the electric field increases near the metal junction (L = 10 nm) in the DMG-CSDG structure, which ensures the ultimate boost in the device's carrier transport efficiency.

Fig. 7.11 shows the surface-potential as a function of position along the channel for stacked DMG-CSDG MOSFET, at V_{DS}=0.1 V and 0.2 V at different oxide thickness of internal and external gates. Furthermore, it can be observed that the minima of surfacepotential that lies underneath the region-1 of high work-function metal shifts towards the source side (refer to the valley variation in results). The minimum point of surface potential for an SMG structure is 0.626 V in the position along the channel at 0.015 µm. The DMG structure with an equally thick oxide layer of t_{ox1}/t_{ox2} (i.e., 1.5 nm/1.5 nm) is 0.685 V., but it is interesting to see that when external gate thickness (t_{ox2}) is increased to 2.5 nm, the surface potential fall down to 0.648 V. The obtained value in comparison can be interpreted as a decline of surface potential by the increasing gate oxide thickness of external gate. Because the lower gate metal function interfaces the external side, rather SMG remains unaffected by oxide thickness. The surface potential variation reasons in relocating the peak electric field further close to the source side, and the uniformity of the electric field in the channel enhances. Fig. 7.12 shows the subthreshold and DIBL comparison of simulated device structures. The gate-stack arrangement well recognizes the improvement compared to the SMG and DMG structure of the CSDG device. The comparison of device simulation shown optimized electric field and surface-potential profile.

7.4. Chapter Summary

This chapter presents the analytical modeling of CSDG MOSFET in a DMG structure. The obtained solution from the proposed structure's model expressions has been compared with a single metal gate structure using numerical simulation, and that exhibits an excellent

match with the analytical model. The DMG-CSDG MOSFET structure improves carrier velocity and carrier transport efficiency due to deviation in the surface-potential profile caused by dissimilar gate metal work-function.

The performance comparison of CSDG MOSFET design in a stacked and unstacked arrangement of dual-metal gate structure has been successfully obtained to investigate the surface-potential and electric field distribution with the gate material engineering. It could be established that the gate work-function is responsible for forming a potential channel profile. The surface-potential minima in the DMG-CSDG structure shift the peak electric field, which can be effectually engineered by metal length variation to overcome threshold voltage roll-off. The potential profile along the channel length results in depleting the broader channel region under the internal gate with drain potential variations to help simultaneously in mitigation to SCEs.

Moreover, the channel potential minima at the different positions of metal interfaces are not the same. It is because of the high work-function of the metal headed to the source side of the channel. In stacked-DMG, the dependence of minimum surface-potential in the channel can be more effectively reduced by decreasing metal length ratios and oxide thickness ratios. In conclusion, the DMG device structure results in superior device characteristics that reduce the threshold voltage roll-off and suppression of Hot-Carrier Effects (HCEs) and Short-Channel Effects (SCEs).

CONCLUSIONS AND FUTURE RECOMMENDATIONS

8.1. Conclusions

This section provides the chapter-wise conclusions drawn from the research work presented in this thesis and outlines the recommended future research work.

In Chapter 3, pinch-off capacitance analysis has been presented for a uniformly doped Cylindrical Surrounding Double-Gate MOSFET. The mathematical analysis reveals that it would be more apt to reconsider the oxide capacitance, unlike a conventional operation being a direct rationale for the device's cylindrical sizes. Instead, the derived expression at the pinch-off operation is a complex algebraic and logarithmic fraction form, involving the external, internal dimensions, thickness, and material properties of the parallel-plate cylindrical capacitive structure of the device. The calculation of pinch-off capacitance can lead to an improvement in the switching characteristics of the overall device.

In Chapter 4, the electric field analysis results show that the electric field in the double-gate structure due to the oxide capacitance is the vector sum of the field generated due to the internal capacitor part (E_1) and an external capacitor (E_2). The CSDG cylindrical structure consisting of infinitesimally small circular rings of uniform charge density and dimensions corresponding to the internal and external assembly radius of the CSDG MOSFET. The mathematical formulation established in this work serves as an essential expression that incorporates the structure design. The analysis could be treated as the foundation of a detailed physical and mathematical model for obtaining channel mobility and electrical characteristics of the device.

In Chapter 5, an analysis to insight into the effect of high-k oxide materials on the development of junction depths has been presented. The depletion width at increasing ε_{ox} (k) values of the oxide material declines at increasing gate potentials, following the short channel. Furthermore, the depletion width under source and drain decreases with increasing oxide thickness (t_{ox}) for the higher values of k.

In Chapter 6, an analysis of results obtained using the derived model of expression for semiconductor thickness dependence based on the simplified device physics has been explored at strong inversion using the perception of depletion depth. The results indicate that low depletion depth under the gate can be attained with high substrate doping and reduces functional silicon thickness. However, the inversion channel formation requires strong surface-potential if the substrate doping increases by double its concentration. Although high doping concentration provides the reduced depth of depletion (d_{dG}) , the corresponding channel depth (d_c) is also reduced.

The analysis presented in this chapter significantly contributes to understanding the dependence of semiconductor thickness in CSDG MOSFET. The investigation at strong inversion is significant for deriving the device's comprehensive analytical model, wherein these outcomes could be applied further to determine gate voltage and threshold voltage device model. The condition of a planar MOSFET in channel formation, i.e., for strong inversion, and when $V_{\rm GS} > V_{\rm TH}$ has been considered for this mathematical analysis. The computed results of device thickness and depending parameters for a planar MOSFET and the CSDG MOSFET have been compared. Based on this analysis, the typical CSDG MOSFET calculated silicon thickness is 180 nm, 281 nm, and 327 nm at $V_{\rm DS}$ 0.2 V, 0.8 V, and 1.2 V, respectively.

In Chapter 7, a novel model for the analysis of gate-metal engineered CSDG MOSFET structure design has been explored, and a comparison with a single metal gate structure has been presented in terms of gain in the surface-potential and electric field profile of the device. Finally, it has been analyzed that the proposed model exhibits an excellent match with the analytical model. The obtained DMG device structure advances the carrier velocity and transport efficiency, resulting in the surface-potential profile caused by dissimilar gate metal work-function.

In conclusion, the work presented in this thesis contributes as the analytical insights of a novel stacked Dual-Metal Gate (DMG) structure and performance comparison with unstacked DMG structure of CSDG MOSFET in terms of surface potential and electrical field profile. The analytical modeling of CSDG MOSFET in a stacked-Dual-Metal Gate (DMG) structure using the solution of 2D Poisson's equations in their geometrical boundary conditions of the device exhibits an excellent match with the analytical model.

Moreover, the potential profile and channel result in depleting the broader channel region under the internal gate with drain possible variations to help simultaneously in mitigation to SCEs.

The analysis investigates the ability of gate metal variation in channel field formation. It can be concluded from the results that the electric field increases near the metal junction ($L=10~\rm nm$) in the DMG-CSDG structure, which ultimately increases the device's carrier transport efficiency. It has also been apparent from the results at different oxide thickness of internal and external gates of stacked DMG-CSDG MOSFET (at $V_{\rm DS}=0.1~\rm V$ and $0.2~\rm V$) that the minima of surface-potential that lies underneath the high work-function metal region-1 shifts towards the source side. The electric field results in the drain side region's displacement closer to the source, enhancing the channel's electric field's uniformity.

The gate-stack arrangement distinguishes the improvement compared to the SMG and DMG structure of the CSDG device. The comparison of device simulation shows a well-optimized electric field and surface-potential profile. It results in a promising improvement in carrier velocity and carrier transport efficiency due to deviation in the surface-potential profile dissimilar gate metal work-function.

8.2. Future Recommendations

As CSDG MOSFETs have been reported for high-frequency applications for high speed, data transmission, antenna, sensor networks, and RF circuits, the proposed work could be an analytical understanding of the capacitance formation in a CSDG MOSFET to incorporate in future work.

The physics-based capacitance analysis presented in this chapter 3 is recommended to apply in scaled DMG and gate-stack DMG structure of CSDG MOSFET. Further recommended to compare and analyze the impact of pinch-off capacitance to distinguish the device performances.

The thickness modeling results proposed in this thesis show that nanoscale CSDG MOSFET can be deployed for improvements in the device performance and novel design modifications. The analysis presented in this work significantly contributes to

understanding the dependence of Semiconductor thickness in CSDG MOSFET and serves as a guide for future device compactness developments.

The gate material engineering has demonstrated the enormous capability of improvements in the device's electrical characteristics. Therefore, the obtained comprehensions of the research design presented in this thesis would undoubtedly guide future efforts, and this specific field would remain fertile for a long time. After the insightful analysis reached in this research work of dual-metal gate design, it is highly recommended to extend the proposed design model of CSDG MOSFET for enumerating the influence on the parameters for velocity saturation and other short-channel effects. Based on the understanding by the device physics presented in this thesis, a small signal model can be derived. The work could be extended in future to see the device operation at high frequencies. Further, the device experimental fabrication can be compared with the obtained characteristics and the numerical results. The presented work opens up the research scope for the DMG CSDG device for circuits and applications in device and circuit simulators.

Moreover, it opens up a path for in the triple-material unstacked and/or stacked implementation to incorporate other gate-material engineering aspects such as the impact of high dielectric material, discrete gate-metal work function, source-drain overlap, and underlap analysis, involving different gate and/or oxide material for the improvement of gate control.

REFERENCES

- [1] Yannis Tsividis and Colin McAndrew, *Operation and Modeling of the MOS Transistor*, 3rd Ed., Oxford University Press, New York, 2011.
- [2] Yuan Taur and Tak H. Ning, *Fundamentals of Modern VLSI Devices*, 2nd Ed., Cambridge University Press, UK, 2013.
- [3] Antoine Kahn, "Fermi level, work function, and vacuum level," *Materials Horizons*, vol. 3, no. 1, pp. 7-10, Oct. 2015.
- [4] Gordon E. Moore, "Cramming more components into integrated circuit," *Reprinted from Electronics*, vol. 38, no. 8, April 19, 1965, p. 114, *IEEE Solid-State Circuits Society Newsletter*, vol. 11, no. 3, pp. 33-35, September 2006.
- [5] Probir K. Bondyopadhyay, "Moore's law, governs the silicon revolution," *IEEE*, vol. 86, no. 1, pp. 78-81, January 1998.
- [6] Henry Radamson, Eddy Simoen, Jun Luo, and Chao Zhao, CMOS past, present and future, Woodhead Publishing, Beijing, PR China, April 2018.
- [7] George Angelov, Dimitar Nikolov, and Marin Hristov, "Technology and modeling of nonclassical transistor devices," *Journal of Electrical and Computer Engineering*, vol. 2019, pp. 1-18, November 2019.
- [8] Uday A. Bakshi and Atul P. Godse, *The Depletion-Mode MOSFET*, *Electronic Circuits*, Technical Publications, Pune, pp. 8-12, 2007.
- [9] Robert H. Dennard, Fritz H. Gaensslen, Hwa N. Yu, VL Rideout, Ernest Bassous, and Andre R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE Journal of Solid-State Circuits*, vol. 9, no. 5, pp. 256-268, October 1974.
- [10] Kaushik Roy and Kiat S. Yeo, *Low Voltage, Low Power VLSI Subsystems*, McGraw Hill, New York, 2005.
- [11] Dragica Vasileska and Stephen Goodnick, *Computational Electronics*, Morgan & Claypool. p. 103,2006.
- [12] Michael Orshansky, Sani Nassif, and Duane Boning, *Design for Manufacturability And Statistical Design: A Constructive Approach*, New York, Springer Science & Business Media, 2007.
- [13] Thomas Skotnicki, James A. Hutchby, Tsu J. King, Hon P. Wong, and Frederic Boeuf, "The end of CMOS scaling: toward the introduction of new materials and

- structural changes to improve MOSFET performance," *IEEE Circuits and Devices Magazine*, vol. 21, no. 1, pp. 16-26, January 2005.
- [14] Taehoon Kim, Nathan Franklin, Charan Srinivasan, Pranav Kalavade, and Akira Goda, "Extreme short-channel effect on RTS and inverse scaling behavior: source-drain implantation effect in 25-nm NAND Flash memory," *IEEE Electron Device Letters*, vol. 32, no. 9, pp. 1185-1187, July 2011.
- [15] Toshiaki Tsuchiya, Yasuhiro Sato, and Masaaki Tomizawa, "Three mechanisms determining short-channel effects in fully-depleted SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 45, no. 5, pp. 1116-1121, May 1998.
- [16] Bin Yu, Clement H. Wann, Edward D. Nowak, Kenji Noda, Chenming Hu, "Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET's," *IEEE Transactions on Electron Devices*, vol. 44, no. 4, pp. 627-634, April 1997.
- [17] Kailash Gopalakrishnan, Peter B. Griffin, and James D. Plummer, "Impact ionization MOS-Part I: device and circuit simulations," *IEEE Transactions on electron devices*, vol. 52, no. 1, pp. 69-76, December 2004.
- [18] Ronald V. Langevelde, and Francois M. Klaassen, "Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs," *IEEE Transactions on Electron Devices*, vol. 44, no. 11, pp. 2044-2052, November 1997.
- [19] Mark Lundstrom, and Zhibin Ren, "Essential physics of carrier transport in nanoscale MOSFETs," *IEEE Transactions on Electron Devices*, vol. 49, no. 1, pp. 133-141, August 2002.
- [20] Kazuo Terada, Katsuhiko Nishiyama, and Kei I. Hatanaka, "Comparison of MOSFET-threshold-voltage extraction methods," *Solid-State Electronics*, vol. 45, no. 1, pp. 35-40, January 2001.
- [21] Mitsumasa Koyanagi, Alan G. Lewis, Russel A. Martin, Tiao Y. Huang, and John Y. Chen, "Hot-electron-induced punch-through effect in submicrometer PMOSFET's," *IEEE Transactions on Electron Devices*, vol. 34, no. 4, pp. 839-844, April 1987.
- [22] Yong B. Kim, "Challenges for nanoscale MOSFETs and emerging nanoelectronics," *Transactions on Electrical and Electronic Materials*, vol. 11, no. 3, pp. 93-105, June 2010.

- [23] Xie, Qian, Jun Xu, and Yuan Taur, "Review and critique of analytic models of MOSFET short-channel effects in subthreshold," *IEEE Transactions on Electron Devices*, vol. 59, no. 6, pp. 1569-1579, April 2012.
- [24] Jean P. Colinge, "Multiple gate SOI MOSFETs," *Solid-State Electron*, vol. 48, no. 6, pp. 897-905, June 2004.
- [25] Jooyoung Song, Bo Yu, Yu Yuan, and Yuan Taur, "A review on compact modeling of multiple-gate MOSFETs," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 56, no. 8, pp. 1858-1869, July 2009.
- [26] Isabelle Ferain, Cynthia A. Colinge, and Jean Pierre Colinge, "Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors," *Nature*, vol. 479, no. 7373, pp. 310-316, November 2011.
- [27] Juan P. Duarte, Sung J. Choi, Dong I. Moon, Jae H. Ahn, Jee Y. Kim, Sungho Kim, and Yang K. Choi, "A universal core model for multiple-gate field-effect transistors. Part II: Drain current model," *IEEE Transactions on Electron Devices*, vol. 60, no. 2, pp. 848-855, January 2013.
- [28] Viranjay M. Srivastava, Kalyan S. Yadav, and Ghanshyam Singh, "Design and performance analysis of cylindrical surrounding double-gate MOSFET for RF switch," *Microelectronics Journal*, vol. 42, no. 10, pp. 1124-1135, October 2011.
- [29] Uchechukwu A. Maduagwu and Viranjay M. Srivastava, "Analytical performance of the threshold voltage and subthreshold swing of CSDG MOSFET," *Journal of Low Power Electronics and Applications*, vol. 9, no. 1, pp. 1-10, March 2019.
- [30] Llewellyn Naidoo and Viranjay M. Srivastava, "Application of CSDG MOSFET for Tera-Hertz range in high pass filtering," *Far East Journal of Electronics and Communications*, vol. 18, no. 5, pp. 651-660, July 2018.
- [31] Viranjay M. Srivastava and Ghanshyam Singh, MOSFET Technologies For Double-Pole-Four-Throw Radio-Frequency Switch, 1st Ed., Springer, Switzerland, 2014.
- [32] Okikioluwa E. Oyedeji and Viranjay M. Srivastava, "Carrier mobility aspects for cylindrical surrounding double-gate MOSFET," *International Conference on Engineering and Technology*, India, 16-17 December 2016, vol. 2, pp. 332-335.
- [33] Sang H. Oh, Don Monroe, and John M. Hergenrother, "Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-

- gate MOSFETs," *IEEE Electron Device Letters*, vol. 21, no. 9, pp. 445-447, September 2000.
- [34] David Jimenez, Benjamn Iniguez, Jordi Sune, Lluis F. Marsal, Josep Pallares, Jaume Roig, and David Flores, "Continuous analytic IV model for surroundinggate MOSFETs," *IEEE Electron Device Letters*, vol. 25, no. 8, pp. 571-573, July 2004.
- [35] Abdellah Aouaj, Ahmed Bouziane, and Ahmed Nouacry, "Analytical 2D modeling for potential distribution and threshold voltage of the short channel fully depleted cylindrical/surrounding gate MOSFET," *International Journal of Electronics*, vol. 92, no. 8, pp. 437-443, August 2005.
- [36] Vincent Quenette, Dominique Rideau, Raphael Clerc, Sylvie Retailleau, Clement Tavernier, and Herve Jaouen, "Dynamic charge sharing modeling for surface-potential based models," *Nanotech Workshop on Compact Modeling*, Houston, United States, 7 May 2009, pp. 556-558.
- [37] Jayhind K. Verma, Subhasis Haldar, RS. Gupta, and Mridula Gupta, "Modelling and simulation of subthreshold behavior of cylindrical surrounding double-gate MOSFET for enhanced electrostatic integrity," Superlattices and Microstructures, vol. 88, no. 1, pp. 354-364, December 2015.
- [38] Biswajit Jena, Kumar Pradhan, Sidhartha Dash, Guru P. Mishra, Prasanna K. Sahu, and Sushanta K. Mohapatra, "Performance analysis of undoped cylindrical gate all around (GAA) MOSFET at subthreshold regime," *Advances in Natural Sciences: Nanoscience and Nanotechnology*, vol. 6, no. 3, pp. 035010 (1-4), June 2015.
- [39] Jayhind K. Verma, Subhasis Haldar, RS. Gupta, and Mridula Gupta, "Modeling and simulation of cylindrical surrounding double-gate MOSFET with vacuum gate dielectric for improved hot-carrier reliability and RF performance," *Journal of Computational Electronics*, vol. 15, no. 2, pp. 657-665, June 2016.
- [40] Himani Sood, Viranjay M. Srivastava, and Ghanshyam Singh, "Performance analysis of undoped and Gaussian doped cylindrical surrounding-gate MOSFET with its small-signal modeling," *Microelectronics Journal*, vol. 57, pp. 66-75, November 2016.

- [41] Subhadeep Basu and Sourav Ghosh, "Study of single surrounding gate MOSFET in strong inversion using an analytical model," *Devices for Integrated Circuits*, pp. 726-729, March 2017.
- [42] Ashutosh Nandi, Nilesh Pandey, and Swagata Dasgupta, "Analytical modeling of DG-MOSFET in subthreshold regime by green's function approach," *IEEE Transactions on Electron Devices*, vol. 64, no. 8, pp. 3056-3062, June 2017.
- [43] Yuan Taur, and Huang H. Lin, "Modeling of DG MOSFET I-V characteristics in the saturation region," *IEEE Transactions on Electron Devices*, vol. 65, no. 5, pp. 1714-1720, April 2018.
- [44] Amit Agarwal, Raushan Tiwari, Shreya Ranjan, Prakash K. Pradhan, and Bibhu P. Swain, "2D analytical modeling of surface-potential for GaAs based nanowire gate all around MOSFET," *Materials Science and Engineering*, vol. 377, no. 1, pp. 012103, June 2018.
- [45] Maduagwu A. Uchechukwu and Viranjay M. Srivastava, "Analytical performance of the threshold voltage and subthreshold swing of CSDG MOSFET," *Journal of Low Power Electronics and Applications*, vol. 9, no. 1, pp. 1-20, March 2019.
- [46] Ashwani K. Sharma, Saleem H. Zaidi, Soledad Lucero, Steven R. Brueck, and Naz E. Islam, "Mobility and transverse electric field effects in channel conduction of wrap-around-gate nanowire MOSFETs," *IEEE Proceedings-Circuits, Devices and Systems*, vol. 151, no. 5, pp. 422-430, October 2004.
- [47] Oana Moldovan, Benjamin Iniguez, David Jiménez, and Jaume Roig, "Analytical charge and capacitance models of undoped cylindrical surrounding-gate MOSFETs," *IEEE Transactions on Electron Devices*, vol. 54, no. 1, pp. 162-165, December 2006.
- [48] Francisco J. Ruiz, Tienda L. Maria, Andres Godoy, Luca Donetti, and Francisco Gamiz, "A model of the gate capacitance of surrounding gate transistors: Comparison with double-gate MOSFETs," *IEEE Transactions on Electron Devices*, vol. 57, no. 10, pp. 2477-2483, August 2010.
- [49] Bastien Cousin, Marina Reyboz, Olivier Rozeau, Marie A. Jaud, Thomas Ernst, and Jalal Jomaah, "A unified short-channel compact model for cylindrical surrounding-gate MOSFET," *Solid-State Electronics*, vol. 56, no. 1, pp. 40-46, February 2011.

- [50] Enrique G. Marin, Francisco J. Garcia Ruiz, Tienda L. Maria, Andres Godoy, and Francisco Gamiz, "Analytical gate capacitance modeling of III-V nanowire transistors," *IEEE Transactions on Electron Devices*, vol. 60, no. 5, pp. 1590-1599, April 2013.
- [51] Viranjay M. Srivastava, Kalyan S. Yadav, and Ghanshyam Singh, "An approach for the design of cylindrical surrounding double-gate MOSFETs," 4th *International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications*, Beijing, China, 1-3 November 2011 pp. 313-316.
- [52] Viranjay M. Srivastava, Kalyan S. Yadav, and Ghanshyam Singh, "Explicit model of cylindrical surrounding double-gate MOSFETs," *WSEAS Transaction on Circuits and Systems*, vol. 12, no. 3, pp. 81-90, March 2013.
- [53] Viranjay M. Srivastava, "Switching speed of cylindrical surrounding double-gate MOSFET for nanotechnology," *International Journal Of Electrical, Electronics And Data Communication*, vol. 4, no. 5, May 2016.
- [54] Maduagwu A. Uchechukwu and Viranjay M. Srivastava, "Bridge rectifier with cylindrical surrounding double-gate MOSFET: A model for better efficiency," International Conference on the Domestic Use of Energy, Cape Town, South Africa, 4-5 April 2017, pp. 109-113.
- [55] Viranjay M. Srivastava, "Scaling effect of cylindrical surrounding double-gate MOSFET: A device beyond 22 nm technology," 4th International Conference on Advanced Computing and Communication Systems, Coimbatore, India, 6-8 January 2017, pp. 1-5.
- [56] Okikioluwa E. Oyedeji and Viranjay M. Srivastava, "Cylindrical surrounding double-gate MOSFET based amplifier: A circuit perspective," *International Conference on Intelligent Computing, Instrumentation and Control Technologies*, Kannur, India, 6-7 July 2017, pp. 152-155.
- [57] Okikioluwa E. Oyedeji and Viranjay M. Srivastava, "Model of cylindrical surrounding double-gate MOSFET based mixer," 10th International Conference on Computing, Communication and Networking Technologies, Kanpur, India, 2019, pp. 1-5.
- [58] Llewellyn Naidoo and Viranjay M. Srivastava, "Application of CSDG MOSFET based active high pass filter in satellite communications: A circuit perspective,"

- International Conference on Advances in Big Data, Computing and Data Communication Systems, Durban, South Africa, 6-7 August 2018, pp. 1-5.
- [59] Mandisi Shunqukela and Viranjay M. Srivastava, "Dielectric Material (HfO 2) Effect on Surface-potential for CSDG MOSFET," *International Conference on Computer Communication and Informatics*, Coimbatore, India, pp. 1-5, 4-6 January 2018.
- [60] Maduagwu A. Uchechukwu and Viranjay M. Srivastava, "Channel Length Scaling Pattern for cylindrical surrounding double-gate MOSFET," IEEE Access, vol. 8, pp. 121204-121210, July 2020.
- [61] Srimanta Baishya, Abhijit Mallik, and Chandan K. Sarkar, "A pseudo two-dimensional subthreshold surface-potential model for dual-material gate MOSFETs," *IEEE Transactions on Electron Devices*, vol. 54, no. 9, pp. 2520-2525, August 2007.
- [62] Timothy G. James, Saji Joseph, and Vincent Mathew, "The influence of metal gate work function on short channel effects in atomic layer doped DG MOSFETs," *Journal of Electron Devices*, vol. 8, pp. 310-319, December 2010.
- [63] Pujarini Ghosh, Subhasis Haldar, RS. Gupta, and Mridula Gupta, "Analytical modeling and simulation for dual-metal gate stack architecture cylindrical/surrounded gate MOSFET," *Journal of Semiconductor Technology and Science*, vol. 12, no. 4, pp. 458-466, December 2012.
- [64] Arobinda Pal and Angsuman Sarkar, "Analytical study of dual-material surrounding gate MOSFET to suppress short channel effects," *International Journal of Engineering Science and Technology*, vol. 17, no. 4, pp. 205-212, December 2014.
- [65] Sushanta K. Mohapatra, Kumar Pradhan, Prasanna K. Sahu, and MR. Kumar, "The performance measure of GS-DG MOSFET: an impact of metal gate work function," *Advances in Natural Sciences: Nanoscience and Nanotechnology*, vol. 5, no. 2, pp. 025002, March 2014.
- [66] Mostafa Jouri and Shahrokh M. Abadi, "Analytical investigation of triple-material cylindrical gate surrounded MOSFETs with high-K material oxide," *Physics Journal*, vol.1, no. 3, pp. 325-330, November 2015.
- [67] Xin Y. hui, Yuan Sheng, Liu M. Tang, Liu H. Xia, and Yuan H. Cai, "Two-dimensional models of threshold voltage and subthreshold current for

- symmetrical double-material double-gate strained Si MOSFETs," *Chinese Physics B*, vol. 25, no. 3, pp. 38502-038502, March 2016.
- [68] Lagraf Fairouz, Rechem Djamil, Guergouri Kamel, and Zaabat Mourad, "Channel length effect on subthreshold characteristics of junctionless trial material cylindrical surrounding gate MOSFETs with high-k gate dielectrics," *Journal of Nano and Electronic Physics*, vol. 11, no. 2, March, 2019.
- [69] Md Rokib Hasan, Kefayet Ullah, Marwan Hossain, Tanvir Hossain, Nafis F. Rashid, Silvee Quraishi, and Prottasha Ghosh, "Metal gate work function engineering: sub-nano regime double-gate MOSFETs," *International Conference on Electrical, Computer and Communication Engineering*, Coxs Bazar, Bangladesh, pp. 1-5, 7-9 February 2019.
- [70] Yuan Taur and Huang H. Lin, "Modeling of DG MOSFET I-V Characteristics in the Saturation Region," *IEEE Transactions on Electron Devices*, vol. 65, no. 5, pp. 1714-1720, May 2018.
- [71] Yu M. Lin, Joerg Appenzeller, Joachim Knoch, and Phaedon Avouris, "High-performance carbon nanotube field-effect transistor with tunable polarities," *IEEE Transactions on Nanotechnology*, vol. 4, no. 5, pp. 481-489, September 2005.
- [72] Shashi. K. Dargar and Viranjay M. Srivastava, "Design and analysis of IGZO thin film transistor for AMOLED pixel circuit using double-gate tri active layer channel," *Heliyon*, vol. 5, no. 4, pp. e01452, April 2019.
- [73] Fu C. Hsu and Hugh R. Grinolds, "Structure-enhanced MOSFET degradation due to hot-electron injection," *IEEE Electron Device Letters*, vol. 5, no. 3, pp. 71-74, March 1984.
- [74] Harshit Agarwal, Chetan Gupta, Pragya Kushwaha, Chandan Yadav, Juan P. Duarte, Sourabh Khandelwal, Chenming Hu, and Yogesh S. Chauhan, "Analytical modeling and experimental validation of threshold voltage in BSIM6 MOSFET model," *IEEE Journal of the Electron Devices Society*, vol. 3, no. 3, pp. 240-243, March 2015.
- [75] John R. Brews, "A charge-sheet model of the MOSFET," *Solid-State Electronics*, vol. 21, no. 2, pp. 345-355, February 1978.
- [76] Jean P. Colinge, *The SOI MOSFET: From Single Gate to Multigate in FinFETs and Other Multi-Gate Transistors*, Springer, Boston, MA, pp. 1-48, 2008.

- [77] Shinichi Takagi, Masakazu Sugiyama, Tetsuji Yasuda, and Mitsuru Takenaka, "Ge/III-V channel engineering for future CMOS," *ECS Transactions*, vol. 19, no. 5, pp. 9-20, May 2009.
- [78] Costas J. Efthimiou and Ralph A. Llewellyn, "Addition laws in introductory physics," *European Journal of Physics*, vol. 26, no. 3, pp. 441-456, March 2005.
- [79] Helmut Alt, Kurt Mehlhorn, Hubert Wagener, and Emo Welzl, "Congruence, similarity, and symmetries of geometric objects," *Discrete & Computational Geometry*, vol. 3, no. 3, pp. 237-256, September 1988.
- [80] Haroldscott M. Coxeter, *Introduction to Geometry*, New York, Wiley, 1969.
- [81] Frank Ayres and Elliot Mendelson, Schaum's Outline of Calculus, McGraw-Hill, 1999.
- [82] Karvel K. Thornber, "Relation of drift velocity to low-field mobility and high-field saturation velocity," *Journal of Applied Physics*, vol. 51, no. 4, pp. 2127-2136, April 1980.
- [83] Ken Yamaguchi, "A mobility model for carriers in the MOS inversion layer," *IEEE Transactions on Electron Devices*, vol. 30, no. 6, pp. 658-663, June 1983.
- [84] Giorgio Mugnaini and Giuseppe Iannaccone, "Physics-based compact model of nanoscale MOSFETs-Part II: effects of degeneracy on transport," *IEEE Transactions on Electron Devices*, vol. 52, no. 8, pp. 1802-1806, August 2005.
- [85] Mayank Chakraverty, Kinshuk Gupta, Vinay G. Babu, and Vaibhav Meshram, "A technological review on quantum ballistic transport model based silicon nanowire field effect transistors for circuit simulation and design," *Journal of Nanoscience*, *Nanoengineering and Applications*, vol. 5, no. 2, pp. 20-31, July 2015.
- [86] Min K. Jeong and Jong H. Lee, "Mobility and effective electric field in nonplanar channel MOSFETs," *IEEE Transactions on Nanotechnology*, vol. 8, no. 1, pp. 106-110, January 2009.
- [87] Gengchiau Liang, "Structure Effects in the gate-all-around Silicon Nanowire MOSFETs," 2007 *IEEE Conference on Electron Devices and Solid-State Circuits*, Tainan, Taiwan, 20-22 December 2007, pp. 129-132.
- [88] James Kolodzey, Enam A. Chowdhury, Thomas N. Adam, Guohua Qui, I. Rau, Johnson O. Olowolafe, John S. Suehle, and Yuan Chen, "Electrical conduction and dielectric breakdown in aluminum oxide insulators on silicon," *IEEE Transactions on Electron Devices*, vol. 47, no. 1, pp. 121-128, January 2000.

- [89] Eungkyu Lee, Jieun Ko, Keon H. Lim, Kyongjun Kim, Si Y. Park, Jae M. Myoung, and Youn S. Kim, "Gate capacitance dependent field-effect mobility in solution-processed oxide semiconductor thin-film transistors," *Advanced Functional Materials*, vol. 24, no. 29, pp. 4689-4697, August 2014.
- [90] David Jimenez, Juan J. Saenz, Benjamin Iniguez, Jordi Sune, Lluis F. Marsal, and Josep Pallares, "Modeling of nanoscale gate-all-around MOSFETs," *IEEE Electron device letters*, vol. 25, no. 5, pp. 314-316, May 2004.
- [91] Christopher P. Auth and James D. Plummer, "Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's," *IEEE Electron Device Letters*, vol. 18, no. 2, pp. 74-76, February 1997.
- [92] Abinav Kranti, Subhasis Haldar, and RS. Gupta, "Analytical model for threshold voltage and I–V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET," *Microelectronic Engineering*, vol. 56, no. 3-4, pp. 241-259, August 2001.
- [93] Santosh K. Gupta and Srimanta Baishya, "Modeling of built-in potential variations of cylindrical surrounding gate MOSFETs," *International Journal of VLSI Design & Communication Systems*, vol. 3, no. 5, pp. 67-77, October 2012.
- [94] Angsuman Sarkar, Swapnadip De, Anup Dey, and Chandan K. Sarkar, "A new analytical subthreshold model of SRG MOSFET with analogue performance investigation," *International Journal of Electronics*, vol. 99, no. 2, pp. 267-283, February 2012.
- [95] Santosh K. Gupta and Srimanta Baishya, "Modeling of cylindrical surrounding gate MOSFETs including the fringing field effects," *Journal of Semiconductors*, vol. 34, no. 7, pp. 74001(1-6), July 2013.
- [96] Adel S. Sedra and Kenneth C. Smith, Microelectronic Circuits, Oxford University Press, New York, 2016.
- [97] Anurag Chaudhry and Jagadesh M. Kumar, "Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review," *IEEE Transactions on Device and Materials Reliability*, vol. 4, no. 1, pp. 99-109, March 2004.
- [98] Shashi. K. Dargar and Viranjay M. Srivastava, "Design and analysis of novel triactive layer channel amorphous-IGZO thin-film transistor," *Micro & Nano Letters*, vol. 14, no. 13, pp. 1293-1297, November 2020.

- [99] Antonio M. Lopes, Jose T. Machado, and Alexandra Galhano, "Empirical laws and foreseeing the future of technological progress, *Entropy*, vol. 18, no.6, pp. 217 (1-11), June 2016.
- [100] Yannis P. Tsividis, "Operational Modeling of the MOS Transistor," 2nd edition, NY: McGraw Hill, 1999.
- [101] Betty L. Anderson and Richard L. Anderson, *Fundamentals of Semiconductor Devices*, McGraw-Hill, Inc., March 2004.
- [102] Paolo Antognetti and Giuseppe Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, Inc., June 1993.
- [103] Siegfried Selberherr, *Analysis and Simulation of Semiconductor Devices*, Springer Science & Business Media, December 2012.
- [104] Simon M. Sze and Kwok K. Ng, *Physics of Semiconductor Devices*, John Wiley & Sons, 2008.
- [105] Hartmut H. Mueller and Max J. Schulz, "Simplified method to calculate the band bending and the subband energies in MOS capacitors," *IEEE Transactions on Electron Devices*, vol. 44, no. 9, pp. 1539-1543, September 1997.
- [106] Taufiq Ahmed and Nazmul Hasan, "A new technique for finding sub-threshold current of MOSFETs," *International Conference on Informatics, Electronics & Vision*, Dhaka, Bangladesh, 18-20 May 2012, pp. 893-896.
- [107] Gennady Gildenblat, Hailing Wang, Ten L. Chen, Xin Gu, and Xiaowen Cai, "SP: An advanced surface-potential-based compact MOSFET model," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 9, pp. 1394-1406, August 2004.
- [108] Ke K. Joseph, Tan C. Lik, and Niew S. Huat, "Characterization of SOI Film Thickness, Oxide Thickness and Charges with CV Measurement," *International Conference on Semiconductor Electronics*, Kuala Lumpur, Malaysia, 15-17 August 2018, pp. 324-327.
- [109] Ten L. Chen and Gennady S. Gildenblat, "Analytical approximation for the MOSFET surface-potential," *Solid-State Electronics*, vol. 45, no. 2, pp. 335-339, February 2001.
- [110] Chuanzhong Xu, Fei Yu, Gongyi Huang, Wanling Deng, Xiaoyu Ma, and Junkai Huang, "A surface-potential-based analytical IV model of full-depletion single-gate SOI MOSFETs," *Electronics*, vol. 8, no. 7, pp. 785-797, July 2019.

- [111] Shalom J. Wind, David J. Frank, and Hon S. Wong, "Scaling silicon MOS devices to their limits," *Microelectronic Engineering*, vol. 32, no. 1-4, pp. 271-82, September 1996.
- [112] Mehedy H. Bappy and MDZiaur R. Khan, "Analytical modeling of accumulation layer thickness in SOI G 4 FET: Introducing geometric factor," 8th International Conference on Electrical and Computer Engineering, Dhaka, Bangladesh, 20-22 December 2014, pp. 220-223.
- [113] Dieter K. Schroder, Semiconductor material and device characterization, John Wiley & Sons, 29 Jun 2015.
- [114] Narain D. Arora, MOSFET models for VLSI circuit simulation: theory and practice, Springer Science & Business Media, 6 Dec 2012.
- [115] Jean P. Raskin, "Silicon on insulator MOSFETs models in analog/RF domain," *International Journal of Numerical Modelling: Electronic Networks, Devices, and Fields*, vol. 27, no. 5-6, pp. 707-735, September 2014.
- [116] Jean P. Colinge, "Conduction mechanisms in thin-film accumulation-mode SOI p-channel MOSFETs," *IEEE Transactions on Electron Devices*, vol. 37, no. 3, pp. 718-723, March 1990.
- [117] David Esseni, Pierpaolo Palestri, and Luca Selmi, *Nanoscale MOS Transistors:*Semi-Classical Transport and Applications, Cambridge University Press, January 2011.
- [118] Yong Xu and Martin A. Schoonen, "The absolute energy positions of conduction and valence bands of selected semiconducting minerals," *American Mineralogist*, vol. 85, no. 3-4, pp. 543-556, March 2000.
- [119] Monch Winfried, *Semiconductor Surfaces and Interfaces*, Springer Science & Business Media, vol. 26, 9 March 2013.
- [120] Jean B. Henry, Quentin Rafhay, Antoine Cros, and Gerard Ghibaudo, "New Y-function based MOSFET parameter extraction method from weak to strong inversion range," *Solid-State Electronics*, vol. 123, pp. 84-88, September 2016.
- [121] Luan S. Zhen, Liu H. Xia, and Hao Yue, "The influence of source and drain junction depth on the sub-50nm MOSFET devices," *International Conference on Solid-State and Integrated Circuit Technology*, Shanghai, China, 23-26 October 2006, pp. 263-265.

- [122] Donald A. Neamen, Semiconductor Physics and Devices: basic principles, NY, USA, McGraw-Hill, 2012.
- [123] Jan L. Vandersteen, Raymond J. Hueting, and Jurriaan Schmitz, "Extracting energy band offsets on long-channel thin silicon-on-insulator MOSFETs," *IEEE Transactions on Electron Devices*, vol. 56, no. 9, pp. 1999-2007, August 2009.
- [124] Stephen Sleva and Yuan Taur, "The influence of source and drain junction depth on the short-channel effect in MOSFETs," *IEEE Transactions on Electron Devices*, vol. 52, no. 12, pp. 2814-2816, December 2005.
- [125] Ramachandran Muralidhar, Jin I. Lauer, Kevin Chan, Pranita Kulkarni, Young H. Kim, Zhibin Ren, Dae G. Park, Phil Oldiges, and Ghavam Shahidi, "A comparison of short-channel control in planar bulk and fully depleted devices," *IEEE Electron Device Letters*, vol. 33, no. 6, pp. 776-778, April 2012.
- [126] Wei Y. Lu and Yuan Taur, "On the scaling limit of ultrathin SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 53, no. 5, pp. 1137-1141, April 2006.
- [127] Jashandeep Singh and Gagan Wadhwa, "MOSFET mobility model at nanoscale including temperature effects," *3rd International Conference on Computer Research and Development*, Shanghai, China, 11-13 March 2011, vol. 3, pp. 325-330.
- [128] Abha Dargar, Shashi K. Dargar, and Viranjay M. Srivastava, "Influence of gate-dielectric material and thickness variation on the depletion width of MOSFET device," 7th International Mathematics-Engineering-Science and Health Sciences Congress, Rome, Italy, 14-16 June 2019, pp. 1-4.
- [129] Abha Dargar and Viranjay M. Srivastava, "Analysis of electrical field in uniformly doped cylindrical surrounding double-gate MOSFET," 10th

 International Conference on Computing, Communication and Networking
 Technologies, Kanpur, India, 6-8 July 2019, pp. 1-4.
- [130] Milaim Zabeli, Nebi Caka, Myzafere Limani, and Qamil Kabashi, "Impact of MOSFET's structure parameters on its overall performance depending to the mode operation," *International Journal of Circuits, Systems, and Signal Processing*, vol. 10, no. 1, pp. 390-396, October 2016.
- [131] Qing L. Li, "The research on the influences of relative factors for factual depletion layer characteristics in MOSFETs," *International Conference on Electronic &*

- *Mechanical Engineering and Information Technology*, Changzhou, China, 12-14 August 2011, pp. 534-537.
- [132] Donald E. Ward and Robert W. Dutton, "A charge-oriented model for MOS transistor capacitances," *IEEE Journal of Solid-State Circuits*, vol. 13, no. 5, pp. 703-708, October 1978.
- [133] Yang Cao, Wei Zhang, Fu Jun, Quan Wang, Linlin Liu, and Ao Guo, "A complete small-signal MOSFET model and parameter extraction technique for millimeter-wave applications," *IEEE Journal of the Electron Devices Society*, vol. 7, pp. 398-403, February 2019.
- [134] Jakob Leise, Jakob Pruefer, Ghader Darbandy, and Alexander Kloes, "Charge-based compact modeling of capacitances in staggered OTFTs," *Latin American Electron Devices Conference*, Armenia, Colombia, vol. 1, pp. 1-4, 24-27 February 2019.
- [135] Abha Dargar, Shashi K. Dargar and Viranjay M. Srivastava, "Influence of Gate-Dielectric Material and Thickness Variation on the Depletion Width of MOSFET Device," 7th International Mathematics-Engineering-Science and Health Sciences Congress (IMES-HSC 2019), Rome, Italy, 14-16 June 2019, pp. 1-4.
- [136] Qing L. Li, "A threshold voltage modeling for ultra-deep sub-micron MOSFETs," *International Conference on Electronics and Optoelectronics*, Dalian, China, 29-31 July 2011, pp. 468-471.
- [137] Elke Erben, Klaus Hempel, and Dina Triyoso, *Work Function Setting in High-k Metal Gate Devices*, Complementary Metal Oxide Semiconductor, IntechOpen, pp. 27-40, November 2018.
- [138] Klaus Hempel, Robert Binder, Hans J. Engelmann, Elke Erben, Joachim Metzger, Pavel Potapov, Christopher Prindle, Dina H. Triyoso, and Andy Wei, "Impact of both metal composition and oxygen/nitrogen profiles on p-channel metal-oxide-semiconductor transistor threshold voltage for a gate-last high-k metal gate," *Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena*, vol. 31, no. 2, pp. 022202, March 2013.
- [139] Kwang S. Yew, Diing S. Ang, and Lei J. Tang, "A new method for enhancing high-k metal-gate stack performance and reliability for high- k last integration," *IEEE Electron Device Letters*, vol. 34, no. 2, pp. 295-297, January 2013.

- [140] Md R. Hasan, Kefayet Ullah, Marwan Hossain, Tanvir Hossain, Nafis F. Rashid, Silvee Quraishi, and Prottasha Ghosh, "Metal gate work function engineering: sub-nano regime double-gate MOSFETs," *International Conference on Electrical, Computer and Communication Engineering*, Cox'sBazar, Bangladesh, 7-9 February 2019, pp. 1-5.
- [141] Sanjoy Deb, NB Singh, Nurul Islam, and Subir K. Sarkar, "Work function engineering with linearly graded binary metal alloy gate electrode for short-channel SOI MOSFET," *IEEE Transactions on Nanotechnology*, vol. 11, no. 3, pp. 472-478, November 2011.
- [142] Bing Y. Tsui, and Chih F. Huang, "Wide range work function modulation of binary alloys for MOSFET application," *IEEE Electron Device Letters*, vol. 24, no. 3, pp. 153-155, June 2003.
- [143] Te K. Chiang and Mei L. Chen, "A new two-dimensional analytical model for short-channel symmetrical dual-material double-gate metal-oxide-semiconductor field-effect transistors," *Japanese Journal of Applied Physics*, vol. 46, no. 6R, pp. 3283-3290, June 2007.
- [144] Priyanka Saha, Saheli Sarkhel, and Subir K. Sarkar, "Compact 2D threshold voltage modeling and performance analysis of ternary metal alloy work-function-engineered double-gate MOSFET," *Journal of Computational Electronics*, vol. 16, no. 3, pp. 648-657, September 2017.
- [145] Biswajit Baral, Aloke K. Das, Debashis De, and Angsuman Sarkar, "An analytical model of triple-material double-gate metal—oxide—semiconductor field-effect transistor to suppress short-channel effects," *International Journal of Numerical Modelling: Electronic Networks, Devices, and Fields*, vol. 29, no. 1, pp. 47-62, January 2016.
- [146] Pujarini Ghosh, Subhasis Haldar, RS. Gupta, and Mridula Gupta, "An analytical drain current model for dual-material engineered cylindrical/surrounded gate MOSFET," *Microelectronics Journal*, vol. 43, pp. 17-24, November 2011.
- [147] Sidhartha Dash and Guru P. Mishra, "An extensive electrostatic analysis of dual-material gate all around tunnel FET," *Advances in Natural Sciences: Nanoscience and Nanotechnology*, vol. 7, no. 2, pp. 025012 (1-10), May 2016.
- [148] Yong H. Shin, Min S. Bae, Chuntaek Park, Joung W. Park, Hyunwoo Park, Yong J. Lee, and Ilgu Yun, "Universal core model for multiple-gate field-effect

- transistors with short channel and quantum mechanical effects," *Semiconductor Science and Technology*, vol. 33, no. 6, pp. 065010 (1-8), May 2018.
- [149] Yu S. Wu, and Pin Su, "Analytical quantum-confinement model for short-channel gate-all-around MOSFETs under subthreshold region," *IEEE Transactions on Electron Devices*, vol. 56, no. 11, pp. 2720-2725, October 2009.
- [150] Priyank Rastogi, Tapas Dutta, Sanjay Kumar, Amit Agarwal, and Yogesh Singh Chauhan, "Quantum confinement effects in extremely thin body germanium n-MOSFETs," *IEEE Transactions on Electron Devices*, vol. 62, no. 11, pp. 3575-3580, September 2015.
- [151] Arun Kumar, Shiv Bhushan, and Pramod K. Tiwari, "Analytical modeling of subthreshold characteristics of ultra-thin double-gate-all-around MOSFETs incorporating quantum confinement effects," *Superlattices and Microstructures*, vol. 1, no. 109, pp. 567-578, September 2017.
- [152] Ehsanollah Fathi, Ashkan Behnam, Pouya Hashemi, Behzad Esfandyarpour, and Morteza Fathipour, "The influence of the stacked and double material gate structures on the short channel effects in SOI MOSFETS," *IEICE Transactions On Electronics*, vol. 88, no. 6, pp. 1122-1126, June 2005.
- [153] Pritha Banerjee and Subir Kumar Sarkar, "3-D analytical modeling of dual-material triple-gate silicon-on-nothing MOSFET," *IEEE Transactions on Electron Devices*, vol. 64, no. 2, pp. 368-375, January 2017.
- [154] Atanu Kundu, Kalyan Koley, Arka Dutta, and Chandan K. Sarkar, "Impact of gate metal work-function engineering for enhancement of subthreshold analog/RF performance of underlap dual-material gate DG-FET," *Microelectronics Reliability*, vol. 54, no. 12, pp. 2717-2722, December 2014.
- [155] Isaak D. Mayergoyz, "Solution of the nonlinear poisson equation of semiconductor device theory," *Journal of Applied Physics*, vol. 59, no. 1, pp. 195-199, January 1986.
- [156] Sonam Rewari, Subhasis Haldar, Vandana Nath, Satvir. S. Deswal, and Radhey S. Gupta, "Numerical modeling of the subthreshold region of junctionless double surrounding gate MOSFET," *Superlattices and Microstructures*, vol. 90, pp. 8–19, February 2016.
- [157] Konrad K. Young, "Analysis of conduction in fully depleted SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 36, no. 3, pp. 504-506, March 1989.

- [158] Theodore I. Kamins and Jean P. Colinge, "Thickness determination for silicon-on-insulator structures," *Electronics Letters*, vol. 22, no. 23, pp. 1236-1237, November 1986.
- [159] Venkateshwar G. Reddy and Jagadesh M. Kumar, "A new dual-material double-gate nanoscale SOI MOSFET two dimensional analytical modeling and simulation," *IEEE Transactions on Nanotechnology*, vol. 4, no. 2, pp. 260-268, March 2005.
- [160] Palanichamy Vimala and Nithin Kumar, "Analytical quantum model for germanium channel gate-all-around MOSFET," *Journal of Nano Research*, vol. 59, pp. 137-148, August 2019.
- [162] Ralf Granzner, Stefan Thiele, Christian Schippel, and Frank Schwierz, "Quantum effects on the gate capacitance of tri-gate SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 57, no. 12, pp. 3231-3238, October 2010.
- [163] Fatimah K. Hamid, Zaharah Johari, Nurul E. Alias, Wei H. Lim, Suhana M. Sultan, Wei S. Leong, and Razia Ismail. "Modeling of inversion and centroid charges of long channel strained-silicon surrounding gate MOSFETs incorporating quantum effects," *Semiconductor Science and Technology*, vol. 35, no. 2, pp. 25010(1-7), Januray 2020.
- [164] Yoshiki Yamamoto, Koji Kita, Kentaro Kyuno, and Akira Toriumi, "Study of La-induced flat band voltage shift in metal/HfLaOx/SiO2/Si capacitors," *Japanese Journal of Applied Physics*, vol. 46, no. 11R, pp. 7251-7255, November 2007.
- [165] Hakkee Jung and Sima Dimitrijev, "Optimum top and bottom oxide thicknesses and flat-band voltages for improving subthreshold characteristics of 5 nm DGMOSFET," *Superlattices and Microstructures*, vol. 100, no. 101, pp. 285-292, January 2017.
- [166] Gopi K. Saramekala, Abirmoya Santra, Sarvesh Dubey, Satyabrata Jit, and Pramod K. Tiwari, "An analytical threshold voltage model for a short channel dual-metal-gate recessed-source/drain (Re-S/D) SOI MOSFET," *Superlattices and Microstructures*, vol. 60, pp. 580-595, August 2013.
- [167] Sonal Aggarwal and Rajbir Singh, "Dual-metal gate and conventional MOSFET at sub-nm for analog application," *International Journal of VLSI Design & Communication Systems*, vol. 3, no. 1, pp. 111-117, February 2012.

- [168] Igor Polishchuk, Pushkar Ranade, Tsu J. Liu, and Chenming Hu, "Dual work function metal gate CMOS transistors by Ni-Ti interdiffusion," *IEEE Electron Device Letters*, vol. 23, no. 4, pp. 200-202, April 2002.
- [169] Jagadesh M. Kumar, Ali A. Orouji, and Harshit Dhakad, "New dual-material SG nanoscale MOSFET: analytical threshold voltage model," *IEEE Transactions on Electron Devices*, vol. 53, no. 4, pp. 920-922, March 2006.
- [170] Harsupreet Kaur, Sneha Kabra, Subhasis Haldar, and RS Gupta, "An analytical threshold voltage for graded channel asymmetric gate stack surrounding gate MOSFET," *Solid-State Electronics*, vol. 52, no. 2, pp. 305–311, February 2008.
- [171] Colin C. McAndrew and James J. Victory, "Accuracy of approximations in MOSFET charge models," *IEEE Transactions on Electron Devices*, vol. 49, no. 1, pp. 72-81, August 2002.
- [172] Li Cong, Yiqi Zhuang, Ru Han, Gang Jin, and Junlin Bao, "Analytical threshold voltage model for cylindrical surrounding-gate MOSFET with electrically induced source/drain extensions," *Microelectronics Reliability*, vol. 51, no. 12, pp. 2053-2058, December 2011.
- [173] Sang H. Oh, Don Monroe, Jack M. Hergenrother, "Analytic description of short channel effects in fully-depleted double-gate and cylindrical surrounding-gate MOSFETs," *IEEE Electron Device Letters*, vol. 21, no. 2 pp. 445-447, September 2000.
- [174] Soshi Sato, Hideyuki Kamimura, Hideaki Arai, Kuniyuki Kakushima, Parhat Ahmet, Kenji Ohmori, Keisaku Yamada, and Hiroshi Iwai, "Electrical characterization of Si nanowire field-effect transistors with semi gate-around structure suitable for integration," *Solid-State Electronics*, vol. 54, pp. 925-928, September 2010.
- [175] Chung H. Lin, Mohan V. Dunga, Darsen Lu, Ali M. Niknejad, and Chenming Hu, "Statistical compact modeling of variations in nano MOSFETs," *International Symposium on VLSI Technology, Systems and Applications*, Hsinchu, Taiwan, 21-23 April 2008, pp. 165-166.

APPENDIX

The formulation of constants A_1 , B_1 , C_1 , & D_1 , and A'_1 , B'_1 , C'_1 , & D'_1 to calculate internal and external surface potential in the device boundary condition, used in Chapter 7 are as follows:

$$A_1 = G_1 \cosh(\lambda_{int} L_2) + E_1 - F_1 e^{-\lambda_{int} L} / 2 \sinh(\lambda_{int} L);$$

$$\mathbf{B}_{1} = \mathbf{G}_{1} \cosh\left(\lambda_{\text{int}} L_{2}\right) - \mathbf{E}_{1} + \mathbf{F}_{1} e^{-\lambda_{\text{int}} L}$$

$$C_1 = (G_1/2) + 2A_1 e^{\lambda_{int}L};$$

$$D_1 = (G_1/2) + 2B_1 e^{\lambda_{int}L};$$

$$G_1 = (\beta_1/\lambda_{int}^2) - (\beta_2/\lambda_{int}^2);$$

$$E = V_{bi} + V_{DS} - (\beta_2 / \lambda_{int}^2);$$

$$F = V_{bi} + (\beta_2/\lambda_{int}^2);$$

The constant A_1 , B_1 , C_1 , and D_1 derived for the boundary condition are:

$$A_{1} = G_{1} \cosh(\lambda_{ext} L_{2}) + E_{1} - F_{1} e^{-\lambda_{ext} L} / 2 \sinh(\lambda_{ext} L);$$

$$\mathbf{B}_{1}' = \mathbf{G}_{1}' \cosh(\lambda_{\text{ext}} L_{2}) - \mathbf{E}_{1}' + \mathbf{F}_{1}' e^{-\lambda_{\text{ext}} L};$$

$$C_1' = (G_1'/2) + 2A_1' e^{\lambda_{\text{ext}} L};$$

$$D_1' = (G_1'/2) + 2B_1' e^{\lambda_{exr}L};$$

$$\mathbf{G}_{1}' = (\beta_{1}/\lambda_{\mathrm{ext}}^{2}) - (\beta_{2}/\lambda_{\mathrm{ext}}^{2});$$

$$E_{1}^{'} = V_{bi} + V_{ds} - (\beta_{2}/\lambda_{ext}^{2});$$

$$F_1' = V_{bi} + (\beta_2/\lambda_{\text{ext}}^2).$$

$$\xi = -(\lambda_{\text{int}} - \lambda_{\text{int}}^{-1})^2 - 8 - 4(\lambda_{\text{int}} + \lambda_{\text{int}}^{-1});$$

$$V_{\phi_{L_2,\text{int}}} = -\mathbf{S}_1^2 + \mathbf{S}_2^2$$
;

$$V_{\phi_{L1,\rm int}} = 2S_1 \left(\lambda_{\rm int} - \lambda_{\rm int}^{-1}\right) + U_1 (8 - 4\lambda_{\rm int}^- - 4\lambda_{\rm int}^{-1}) + U_3 (8 - 4\lambda_{\rm int}^- - 4\lambda_{\rm int}^{-1}) + U_2 (4 - 2\lambda_{\rm int}^- - 2\lambda_{\rm int}^{-1});$$

$$S_2 = 4U_1U_3(\lambda_{int} + \lambda_{int}^{-1}) + 2U_1U_2(\lambda_{int} + \lambda_{int}^{-1}) - 4U_2U_3 - U_2^2 - 4U_1^2 - 4U_3^2;$$

$$\mathbf{S}_{1} = \left(\lambda_{\text{int}} - \lambda_{\text{int}}^{-1}\right) \left(2\phi_{f} + V_{fb_{L_{i}}, \text{int}} + \frac{q N s u b}{k^{2} \varepsilon_{si}}\right);$$

$$U_1 = 2\phi_f + V_{fb_{L_1},int} + V_{bi} + \frac{qNsub}{k^2\varepsilon_{..i}};$$

$$\mathbf{U}_{2} = \left(V_{\mathcal{D}_{L_{1},\mathrm{int}}} - V_{\mathcal{D}_{L_{2},\mathrm{int}}}\right) k^{2} \left(\lambda_{L_{2},\mathrm{int}} \lambda_{L_{1},\mathrm{int}}^{-1} + \lambda_{L_{2},\mathrm{int}}^{-1} \lambda_{L_{1},\mathrm{int}}\right);$$

$$U_3 = 2\phi_f + V_{fb_{L_2,int}} + V_{bi} + V_{DS} + \frac{qNsub}{k^2 \varepsilon_{si}}$$

NOTES